数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 78 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 78 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 74Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 75Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 76Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 77Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 78Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 79Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 80Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 81Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 82Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
4-20
Freescale Semiconductor
Core Configuration
4.5 PLL Control Register (PCTL)
The bootstrap program must initialize the system Phase-Lock Loop (PLL) circuit by configuring
the PLL Control Register (PCTL). The PCTL is an X-I/O mapped, read/write register that directs
the internal PLL operation. (See Figure 4-5.)
Table 4-7 defines the DSP56303 PCTL bits. Changing the following bits may cause the PLL to
lose lock and re-lock according to the new value: PD[3–0], PEN, XTLR, and MF.
TIMER0 compare interrupt
TIMER1 overflow interrupt
TIMER1 compare interrupt
TIMER2 overflow interrupt
Lowest
TIMER2 compare interrupt
23
22
21
20
19
18
17
16
15
14
13
12
PD3
PD2
PD1
PD0
COD
PEN
PSTP
XTLD
XTLR
DF2
DF1
DF0
11
10
987
6543210
MF11
MF10
MF9
MF8
MF7
MF6
MF5
MF4
MF3
MF2
MF1
MF0
Figure 4-5. PLL Control Register (PCTL)
Table 4-7. PLL Control Register (PCTL) Bit Definitions
Bit Number
Bit Name
Reset Value
Description
23–20
PD[3–0]
0
Predivider Factor
Define the predivision factor (PDF) to be applied to the PLL input frequency.
The PD[3–0] bits are cleared during DSP56303 hardware reset, which
corresponds to a PDF of one.
19
COD
0
Clock Output Disable
Controls the output buffer of the clock at the CLKOUT pin. When COD is set,
the CLKOUT output is pulled high. When COD is cleared, the CLKOUT pin
provides a 50 percent duty cycle clock.
18
PEN
Set to PINIT
input value
PLL Enable
Enables PLL operation.
17
PSTP
0
PLL Stop State
Controls PLL and internal crystal oscillator behavior during the stop processing
state.
16
XTLD
0
XTAL Disable
Controls the internal crystal oscillator XTAL output. The XTLD bit is cleared
during DSP56303 hardware reset, so the XTAL output signal is active,
permitting normal operation of the crystal oscillator.
Table 4-6. Interrupt Source Priorities Within an IPL (Continued)
Priority
Interrupt Source



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com