数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE9178 数据表(PDF) 66 Page - Analog Devices

部件名 ADE9178
功能描述  Energy Management DSP with PEN Fault Detection
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE9178 数据表(HTML) 66 Page - Analog Devices

Back Button ADE9178 Datasheet HTML 62Page - Analog Devices ADE9178 Datasheet HTML 63Page - Analog Devices ADE9178 Datasheet HTML 64Page - Analog Devices ADE9178 Datasheet HTML 65Page - Analog Devices ADE9178 Datasheet HTML 66Page - Analog Devices ADE9178 Datasheet HTML 67Page - Analog Devices ADE9178 Datasheet HTML 68Page - Analog Devices ADE9178 Datasheet HTML 69Page - Analog Devices ADE9178 Datasheet HTML 70Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 122 page
background image
Data Sheet
ADE9178
REGISTER SUMMARY: ADE9178
analog.com
Rev. A | 66 of 122
Table 33. ADE9178 Register Summary (Continued)
Address
Name
Description
Reset
Access
0x0B6
USER_PERIOD
User-Configured Line Period Value.
0x00500000
R/W
0x0B7
RMSHALF_CONFIG
RMSHALF Mode Selection Configuration.
0x00000000
R/W
0x0B8
USER_PERIOD_HALF
User-Configured Half-Line Cycle Period Value.
0x00280000
R/W
0x0B9
CF1_THR
Energy Threshold for CF1 Pulse Generation.
0x0000FFFF
R/W
0x0BA
CF2_THR
Energy Threshold for CF2 Pulse Generation.
0x0000FFFF
R/W
0x0BB
ZXTOUT
Zero-Crossing Timeout Configuration Register.
0x0000FFFF
R/W
0x0BC
ZXTHRSH
Zero-Crossing Threshold Register.
0x000019EA
R/W
0x0BD
ZX_LP_SEL
Zero-Crossing and Line Period Configuration.
0x0000000F
R/W
0x0BE
SEQ_CYC
Line-Cycles for Phase-Sequence Error Detection.
0x00000001
R/W
0x0BF
ACT_NL_LVL
No Load Threshold in the Active Power Datapath.
0x0000FFFF
R/W
0x0C0
APP_NL_LVL
No Load Threshold in the Apparent Power Datapath.
0x0000FFFF
R/W
0x0C1
EP_CFG
Energy and Power Accumulation Configuration.
0x00000000
R/W
0x0C2
EGY_TIME
Energy Accumulation Update Time Configuration.
0x000000FF
R/W
0x0C3
VSUMRMSONEOS
Offset Correction for VSUMRMS Calculation.
0x00000000
R/W
0x0C4
VSUMSWELLONE_LVL
VSUM RMSONE Swell-Detection Threshold Level.
0xFFFFFFFF
R/W
0x0C5
VSUMSWELLONE_CYC
VSUM RMSONE Swell-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0C6
VABRMSONEOS
Offset Correction for VP2P (AV − BV) RMSONE Calculation.
0x00000000
R/W
0x0C7
VABDIPONE_LVL
VP2P (AV − BV) RMSONE Dip-Detection Threshold Level.
0x00000000
R/W
0x0C8
VABDIPONE_CYC
VP2P (AV − BV) RMSONE Dip-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0C9
VABSWELLONE_LVL
VP2P (AV − BV) RMSONE Swell-Detection Threshold Level.
0xFFFFFFFF
R/W
0x0CA
VABSWELLONE_CYC
VP2P (AV − BV) RMSONE Swell-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0CB
VBCRMSONEOS
Offset Correction for VP2P (BV − CV) RMSONE Calculation.
0x00000000
R/W
0x0CC
VBCDIPONE_LVL
VP2P (BV − CV) RMSONE Dip-Detection Threshold Level.
0x00000000
R/W
0x0CD
VBCDIPONE_CYC
VP2P (BV − CV) RMSONE Dip-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0CE
VBCSWELLONE_LVL
VP2P (BV − CV) RMSONE Swell-Detection Threshold Level.
0xFFFFFFFF
R/W
0x0CF
VBCSWELLONE_CYC
VP2P (BV − CV) RMSONE Swell-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0D0
VACRMSONEOS
Offset Correction for VP2P (AV − CV) RMSONE Calculation.
0x00000000
R/W
0x0D1
VACDIPONE_LVL
VP2P (AV − CV) RMSONE Dip-Detection Threshold Level.
0x00000000
R/W
0x0D2
VACDIPONE_CYC
VP2P (AV − CV) RMSONE Dip-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0D3
VACSWELLONE_LVL
VP2P (AV − CV) RMSONE Swell-Detection Threshold Level.
0xFFFFFFFF
R/W
0x0D4
VACSWELLONE_CYC
VP2P (AV − CV) RMSONE Swell-Line Cycles Configuration.
0xFFFFFFFF
R/W
0x0D5
CF_LTMR
CF Calibration Pulse-Width Configuration Register.
0x00000000
R/W
0x0D6
WFS_CONFIG
Waveform Streaming Configuration Register.
0x0000000C
R/W
0x0D7
ADC_CONTROL
ADC Control Register.
0x00000000
R/W
0x0D8
ADC_CONFIG
ADC Configuration Register.
0x00000004
R/W
0x0D9
ADC_REDIRECT0
ADC Datapath Redirection Register 0.
0x06431D2A
R/W
0x0DA
ADC_REDIRECT1
ADC Datapath Redirection Register 1.
0x0410150B
R/W
0x0DB
CRC_OPTEN
Configuration Registers CRC Selection.
0x00000000
R/W
0x0DC
CRC_FORCE
Force Configuration Registers CRC Update.
0x00000000
R/W
0x0DD
CONFIG_LOCK
Configuration Lock Register.
0x00000000
R/W
0x200
AVRMS
Phase A Filter Based Voltage RMS.
0x00000000
R
0x201
AVRMSHALF
Phase A Voltage Channel Half-Cycle RMS.
0x00000000
R
0x202
AVRMSONE
Phase A Voltage Channel One-Cycle RMS.
0x00000000
R
0x203
AVDIPHALF
Phase A Voltage Minimum RMSHALF for Last Detected Dip.
0x007FFFFF
R
0x204
AVDIPONE
Phase A Voltage Minimum RMSONE for Last Detected Dip.
0x007FFFFF
R
0x205
AVSWELLHALF
Phase A Voltage Maximum RMSHALF for Last Detected Swell.
0x00000000
R
0x206
AVSWELLONE
Phase A Voltage Maximum RMSONE for Last Detected Swell.
0x00000000
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com