数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE9178 数据表(PDF) 75 Page - Analog Devices

部件名 ADE9178
功能描述  Energy Management DSP with PEN Fault Detection
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE9178 数据表(HTML) 75 Page - Analog Devices

Back Button ADE9178 Datasheet HTML 71Page - Analog Devices ADE9178 Datasheet HTML 72Page - Analog Devices ADE9178 Datasheet HTML 73Page - Analog Devices ADE9178 Datasheet HTML 74Page - Analog Devices ADE9178 Datasheet HTML 75Page - Analog Devices ADE9178 Datasheet HTML 76Page - Analog Devices ADE9178 Datasheet HTML 77Page - Analog Devices ADE9178 Datasheet HTML 78Page - Analog Devices ADE9178 Datasheet HTML 79Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 122 page
background image
Data Sheet
ADE9178
REGISTER DETAILS: ADE9178
analog.com
Rev. A | 75 of 122
Table 34. ADE9178 Register Details (Continued)
Addr
Name
Bits
Bit Name
Settings
Description
Reset
Access
0
ZX After PCF.
1
ZX Before HPF.
11
RMSONE_SRC_SEL
RMSONE Sample Source
Select. Selects samples to be
used for the one-cycle RMS
calculation.
0x1
R/W
0
Samples After HPF Used for
RMSONE.
1
Samples Before HPF Used for
RMSONE.
10
RMSHALF_SRC_SEL
Fast RMSHALF Sample
Source Select. Selects
samples to be used for the half-
cycle RMS calculation.
0x1
R/W
0
Samples After HPF Used for
RMSHALF.
1
Samples Before HPF Used for
RMSHALF.
9
DISAPLPF
LPF Active Power Disable. Set
this bit to disable the LPF in the
total active power datapath.
0x0
R/W
[8:6]
HPF_CRN
HPF Corner Selection. HPF
corner (f3dB) enabled when the
HPFDIS bit in the CONFIG0
register is equal to zero.
0x6
R/W
000
38.695 Hz.
001
19.6375 Hz.
010
9.895 Hz.
011
4.9675 Hz.
100
2.49 Hz.
101
1.2475 Hz.
110
0.625 Hz.
111
0.3125 Hz.
5
HPFDIS
HPF Disable. Set this bit to
disable HPF for all channels.
0x0
R/W
[4:3]
PERIOD_AVG_CFG
Period Averaging
Configuration. Further
averaging to reduce period
jitter.
0x0
R/W
00
No Additional Averaging.
01
Average by 8.
10
Average by 16.
11
Average by 32.
2
UPERIOD_SEL
User-Line Period Enable. Set
this bit to use a user-configured
line period, in USER_PERIOD,
for RMSONE measurements of
all channels. If this bit is clear,
the phase voltage line period
selected by the LP_SEL[1:0]
bits in the ZX_LP_SEL register
is used.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com