数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE9178 数据表(PDF) 78 Page - Analog Devices

部件名 ADE9178
功能描述  Energy Management DSP with PEN Fault Detection
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE9178 数据表(HTML) 78 Page - Analog Devices

Back Button ADE9178 Datasheet HTML 74Page - Analog Devices ADE9178 Datasheet HTML 75Page - Analog Devices ADE9178 Datasheet HTML 76Page - Analog Devices ADE9178 Datasheet HTML 77Page - Analog Devices ADE9178 Datasheet HTML 78Page - Analog Devices ADE9178 Datasheet HTML 79Page - Analog Devices ADE9178 Datasheet HTML 80Page - Analog Devices ADE9178 Datasheet HTML 81Page - Analog Devices ADE9178 Datasheet HTML 82Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 122 page
background image
Data Sheet
ADE9178
REGISTER DETAILS: ADE9178
analog.com
Rev. A | 78 of 122
Table 34. ADE9178 Register Details (Continued)
Addr
Name
Bits
Bit Name
Settings
Description
Reset
Access
0111
AUX1 Data Processing Path.
1000
AUX2 Data Processing Path.
1001
AUX3 Data Processing Path.
1010
AUX4 Data Processing Path.
1011
AUX5 Data Processing Path.
0x0B1
CF1_CONFIG
[31:11]
RESERVED
Reserved.
0x0
R
10
ACC_CLEAR
Clear CF1 Accumulator.
Set this bit to clear the
accumulation in the digital to
frequency converter. Note that
this bit automatically clears
itself.
0x0
R/W
9
WIDTHSEL
CF1 Pulse Width Select. If this
bit is set, the CF1 pulse width
is determined by the CF_LTMR
register value. If this bit is
equal to zero, the active-low
pulse width is set at 80 ms
for frequencies lower than 6.25
Hz.
0x0
R/W
[8:7]
ACCMODE
CF1 Accumulation Mode
Configuration.
0x0
R/W
00
Signed Accumulation Mode.
10
Positive Accumulation Mode.
11
Negative Accumulation Mode.
[6:4]
PHASESEL
Phases to Include in CF1
Pulse Output. PHASESEL[0]
set to 1 to include phase
A in the CF1 outputs
calculations. PHASESEL[1] set
to 1 to include phase B in
the CF1 outputs calculations.
PHASESEL[2] set to 1 to
include phase C in the CF1
outputs calculations.
0x0
R/W
[3:1]
PWRSEL
CF1 Energy Output Type. Type
of energy output on the CF1
pin. Configure PHASESEL1
in the CF1_CONFIG register
to select which phases are
included.
0x0
R/W
000
Total Active Power.
001
Total Apparent Power.
0
CFDIS
CF1 Output Disable. Set this bit
to disable the CF1 output and
bring the pin high. Note that
when this bit is set, the CF1 bit
in STATUS0 is not set when a
CF pulse is accumulated in the
digital to frequency converter.
0x1
R/W
0x0B2
CF2_CONFIG
[31:11]
RESERVED
Reserved.
0x0
R
10
ACC_CLEAR
Clear CF2 Accumulator.
Set this bit to clear the
accumulation in the digital to
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com