数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY8CKIT-059 数据表(PDF) 44 Page - Infineon Technologies AG

部件名 CY8CKIT-059
功能描述  Programmable System-on-Chip (PSoC®)
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

CY8CKIT-059 数据表(HTML) 44 Page - Infineon Technologies AG

Back Button CY8CKIT-059 Datasheet HTML 40Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 41Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 42Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 43Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 44Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 45Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 46Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 47Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 48Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 140 page
background image
Document Number: 001-84932 Rev. *N
Page 43 of 139
PSoC® 5LP: CY8C58LP Family
Datasheet
Figure 7-4. Datapath Top Level
7.2.2.1 Working Registers
The datapath contains six primary working registers, which are
accessed by CPU firmware or DMA during normal operation.
7.2.2.2 Dynamic Configuration RAM
Dynamic configuration is the ability to change the datapath
function and internal configuration on a cycle-by-cycle basis,
under sequencer control. This is implemented using the 8-word
x 16-bit configuration RAM, which stores eight unique 16-bit wide
configurations. The address input to this RAM controls the
sequence, and can be routed from any block connected to the
UDB routing matrix, most typically PLD logic, I/O pins, or from
the outputs of this or other datapath blocks.
ALU
The ALU performs eight general purpose functions. They are:
Increment
Decrement
Add
Subtract
Logical AND
Logical OR
Logical XOR
Pass, used to pass a value through the ALU to the shift register,
mask, or another UDB register
Independent of the ALU operation, these functions are available:
Shift left
Shift right
Nibble swap
Bitwise OR mask
A0
A1
D0
D1
PI
ALU
Mask
Shift
Data Registers
Output
Muxes
F1
F0
FIFOs
Accumulators
PO
A0
A1
D0
D1
Output to
Programmable
Routing
Chaining
Parallel Input/Output
(To/From Programmable Routing)
Input from
Programmable
Routing
Input
Muxes
To/From
Next
Datapath
To/From
Previous
Datapath
PHUB System Bus
R/W Access to All
Registers
6
6
Table 7-1. Working Datapath Registers
Name
Function
Description
A0 and A1 Accumulators
These are sources and sinks for
the ALU and also sources for the
compares.
D0 and D1 Data Registers
These are sources for the ALU
and sources for the compares.
F0 and F1 FIFOs
These are the primary interface
to the system bus. They can be a
data source for the data registers
and accumulators or they can
capture data from the accumu-
lators or ALU. Each FIFO is four
bytes deep.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com