CY8CKIT-059 datasheet(6/140 Pages) INFINEON

6 / 140 page

Document Number: 001-84932 Rev. *N

Page 5 of 139

PSoC® 5LP: CY8C58LP Family

Datasheet

In addition to the flexibility of the UDB array, PSoC also provides

configurable digital blocks targeted at specific functions. For the

CY8C58LP family, these blocks can include four 16-bit timers,

counters, and PWM blocks; I2C slave, master, and multimaster;

Full-Speed USB; and Full CAN 2.0.

For more details on the peripherals see the Example Peripherals

on page 40 of this datasheet. For information on UDBs, DSI, and

other digital blocks, see the Digital Subsystem on page 40 of this

datasheet.

PSoC’s analog subsystem is the second half of its unique

configurability. All analog performance is based on a highly

accurate absolute voltage reference with less than 0.1% error

over temperature and voltage. The configurable analog

subsystem includes:



Analog muxes



Comparators



Analog mixers



Voltage references



ADCs



DACs



Digital filter block (DFB)

All GPIO pins can route analog signals into and out of the device

using the internal analog bus. This allows the device to interface

up to 62 discrete analog signals. One of the ADCs in the analog

subsystem is a fast, accurate, configurable delta-sigma ADC

with these features:



Less than 100-µV offset



A gain error of 0.2%



Integral non linearity (INL) less than ±2 LSB



Differential non linearity (DNL) less than ±1 LSB



SINAD better than 84 dB in 16-bit mode

This converter addresses a wide variety of precision analog

applications including some of the most demanding sensors.

The CY8C58LP family also offers up to two SAR ADCs.

Featuring 12-bit conversions at up to 1 M samples per second,

they also offer low nonlinearity and offset errors and SNR better

than 70 dB. They are well-suited for a variety of higher speed

analog applications.

The output of any of the ADCs can optionally feed the

programmable DFB via DMA without CPU intervention. You can

configure the DFB to perform IIR and FIR digital filters and

several user defined custom functions. The DFB can implement

filters with up to 64 taps. It can perform a 48-bit

multiply-accumulate (MAC) operation in one clock cycle.

Four high-speed voltage or current DACs support 8-bit output

signals at an update rate of up to 8 Msps. They can be routed

out of any GPIO pin. You can create higher resolution voltage

PWM DAC outputs using the UDB array. This can be used to

create a pulse width modulated (PWM) DAC of up to 10 bits, at

up to 48 kHz. The digital DACs in each UDB support PWM, PRS,

or delta-sigma algorithms with programmable widths.

In addition to the ADCs, DACs, and DFB, the analog subsystem

provides multiple:



Comparators



Uncommitted opamps



Configurable switched capacitor/continuous time (SC/CT)

blocks. These support:



Transimpedance amplifiers



Programmable gain amplifiers



Mixers



Other similar analog components

See the “Analog Subsystem” section on page 51 of this

datasheet for more details.

PSoC’s CPU subsystem is built around a 32-bit three-stage

pipelined Arm Cortex-M3 processor running at up to 80 MHz.

The Cortex-M3 includes a tightly integrated nested vectored

interrupt controller (NVIC) and various debug and trace modules.

The overall CPU subsystem includes a DMA controller, flash

cache, and RAM. The NVIC provides low latency, nested

interrupts, and tail-chaining of interrupts and other features to

increase the efficiency of interrupt handling. The DMA controller

enables peripherals to exchange data without CPU involvement.

This allows the CPU to run slower (saving power) or use those

CPU cycles to improve the performance of firmware algorithms.

The flash cache also reduces system power consumption by

allowing less frequent flash access.

PSoC’s nonvolatile subsystem consists of flash, byte-writeable

EEPROM, and nonvolatile configuration options. It provides up

to 256 KB of on-chip flash. The CPU can reprogram individual

blocks of flash, enabling boot loaders. You can enable an ECC

for high reliability applications. A powerful and flexible protection

model secures the user's sensitive information, allowing

selective memory block locking for read and write protection.

Two KB of byte-writable EEPROM is available on-chip to store

application data. Additionally, selected configuration options

such as boot speed and pin drive mode are stored in nonvolatile

memory. This allows settings to activate immediately after POR.

The three types of PSoC I/O are extremely flexible. All I/Os have

many drive modes that are set at POR. PSoC also provides up

to four I/O voltage domains through the VDDIO pins. Every GPIO

has analog I/O, LCD drive, CapSense, flexible interrupt

generation, slew rate control, and digital I/O capability. The SIOs

on PSoC allow VOH to be set independently of VDDIO when used

as outputs. When SIOs are in input mode they are high

impedance. This is true even when the device is not powered or

when the pin voltage goes above the supply voltage. This makes

the SIO ideally suited for use on an I2C bus where the PSoC may

not be powered when other devices on the bus are. The SIO pins

also have high current sink capability for applications such as

LED drives. The programmable input threshold feature of the

SIO can be used to make the SIO function as a general purpose

analog comparator. For devices with FS USB, the USB physical

interface is also provided (USBIO). When not using USB, these

pins may also be used for limited digital functionality and device

programming. All the features of the PSoC I/Os are covered in

detail in the I/O System and Routing

on page 33 of this

datasheet.

CY8CKIT-059 数据表(PDF) 6 Page - Infineon Technologies AG

CY8CKIT-059 数据表(HTML) 6 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载