CY8CKIT-059 datasheet(55/140 Pages) INFINEON

55 / 140 page

Document Number: 001-84932 Rev. *N

Page 54 of 139

PSoC® 5LP: CY8C58LP Family

Datasheet

8.2 Delta-sigma ADC

The CY8C58LP device contains one delta-sigma ADC. This

ADC offers differential input, high resolution and excellent

linearity, making it a good ADC choice for both audio signal

processing and measurement applications. The converter's

nominal operation is 16 bits at 48 ksps. The ADC can be

configured to output 20-bit resolution at data rates of up to 187

sps. At a fixed clock rate, resolution can be traded for faster data

rates as shown in Table 8-1 and Figure 8-3.

Figure 8-3. Delta-sigma ADC Sample Rates, Range = ±1.024 V

8.2.1 Functional Description

The ADC connects and configures three basic components,

input buffer, delta-sigma modulator, and decimator. The basic

block diagram is shown in Figure 8-4. The signal from the input

muxes is delivered to the delta-sigma modulator either directly or

through the input buffer. The delta-sigma modulator performs the

actual analog to digital conversion. The modulator over-samples

the input and generates a serial data stream output. This high

speed data stream is not useful for most applications without

some type of post processing, and so is passed to the decimator

through the Analog Interface block. The decimator converts the

high speed serial data stream into parallel ADC results. The

modulator/decimator frequency response is [(sin x)/x]4.

Figure 8-4. Delta-sigma ADC Block Diagram

Resolution and sample rate are controlled by the Decimator.

Data is pipelined in the decimator; the output is a function of the

last four samples. When the input multiplexer is switched, the

output data is not valid until after the fourth sample after the

switch.

8.2.2 Operational Modes

The ADC can be configured by the user to operate in one of four

modes: Single Sample, Multi Sample, Continuous, or Multi

Sample (Turbo). All four modes are started by either a write to

the start bit in a control register or an assertion of the Start of

Conversion (SoC) signal. When the conversion is complete, a

status bit is set and the output signal End of Conversion (EoC)

asserts high and remains high until the value is read by either the

DMA controller or the CPU.

8.2.2.1 Single Sample

In Single Sample mode, the ADC performs one sample

conversion on a trigger. In this mode, the ADC stays in standby

state waiting for the SoC signal to be asserted. When SoC is

signaled the ADC performs four successive conversions. The

first three conversions prime the decimator. The ADC result is

valid and available after the fourth conversion, at which time the

EoC signal is generated. To detect the end of conversion, the

system may poll a control register for status or configure the

external EoC signal to generate an interrupt or invoke a DMA

request. When the transfer is done the ADC reenters the standby

state where it stays until another SoC event.

8.2.2.2 Continuous

Continuous sample mode is used to take multiple successive

samples of a single input signal. Multiplexing multiple inputs

should not be done with this mode. There is a latency of three

conversion times before the first conversion result is available.

This is the time required to prime the decimator. After the first

result, successive conversions are available at the selected

sample rate.

8.2.2.3 Multi Sample

Multi sample mode is similar to continuous mode except that the

ADC is reset between samples. This mode is useful when the

input is switched between multiple signals. The decimator is

re-primed between each sample so that previous samples do not

affect the current conversion. Upon completion of a sample, the

next sample is automatically initiated. The results can be

transferred using either firmware polling, interrupt, or DMA.

Table 8-1. Delta-sigma ADC Performance

Bits

Maximum Sample Rate

(sps)

SINAD (dB)

187

–

48 k

192 k

384 k

1000

10000

100000

1000000

100

Resolution, bits

Continuous

Multi-Sample

Multi-SampleTurbo

Delta

Sigma

Modulator

Decimator

12 to 20 Bit

Result

EOC

SOC

Positive

Input Mux

Negative

Input Mux

(Analog Routing)

Input

Buffer

CY8CKIT-059 数据表(PDF) 55 Page - Infineon Technologies AG

CY8CKIT-059 数据表(HTML) 55 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载