数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY8CKIT-059 数据表(PDF) 95 Page - Infineon Technologies AG

部件名 CY8CKIT-059
功能描述  Programmable System-on-Chip (PSoC®)
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

CY8CKIT-059 数据表(HTML) 95 Page - Infineon Technologies AG

Back Button CY8CKIT-059 Datasheet HTML 91Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 92Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 93Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 94Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 95Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 96Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 97Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 98Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 99Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 140 page
background image
Document Number: 001-84932 Rev. *N
Page 94 of 139
PSoC® 5LP: CY8C58LP Family
Datasheet
11.5.4 SAR ADC
Table 11-28. SAR ADC DC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Resolution
12
bits
Number of channels – single-ended
No of
GPIO
Number of channels – differential
Differential pair is formed using a
pair of neighboring GPIO.
No of
GPIO/2
Monotonicity[52]
Yes
Ge
Gain error[53]
External reference
±0.1
%
VOS
Input offset voltage
±2
mV
IDD
Current consumption[52]
––
1
mA
Input voltage range – single-ended[52]
VSSA
–VDDA
V
Input voltage range – differential[52]
VSSA
–VDDA
V
PSRR
Power supply rejection ratio[52]
70
dB
CMRR
Common mode rejection ratio
70
dB
INL
Integral non linearity[52]
VDDA 1.71 to 5.5 V, 1 Msps, VREF
1 to 5.5 V, bypassed at ExtRef pin
––
+2/–1.5
LSB
VDDA 2.0 to 3.6 V, 1 Msps, VREF
2 to VDDA, bypassed at ExtRef pin
––
±1.2
LSB
VDDA 1.71 to 5.5 V, 500 ksps,
VREF 1 to 5.5 V, bypassed at
ExtRef pin
––
±1.3
LSB
DNL
Differential non linearity[52]
VDDA 1.71 to 5.5 V, 1 Msps, VREF
1 to 5.5 V, bypassed at ExtRef pin
––
+2/–1
LSB
VDDA 2.0 to 3.6 V, 1 Msps, VREF
2 to VDDA, bypassed at ExtRef pin
No missing codes
1.7/–0.99
LSB
VDDA 1.71 to 5.5 V, 500 ksps,
VREF 1 to 5.5 V, bypassed at
ExtRef pin
No missing codes
+2/–0.99
LSB
RIN
Input resistance[52]
–180
kΩ
Notes
52. Based on device characterization (Not production tested).
53. For total analog system Idd < 5 mA, depending on package used. With higher total analog system currents it is recommended that the SAR ADC be used in differential
mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com