CY8CKIT-059 datasheet(9/140 Pages) INFINEON

9 / 140 page

Document Number: 001-84932 Rev. *N

Page 8 of 139

PSoC® 5LP: CY8C58LP Family

Datasheet

Figure 2-4. 100-pin TQFP Part Pinout

Table 2-1. VDDIO and Port Pin Associations

VDDIO

Port Pins

VDDIO0

P0[7:0], P4[7:0], P12[3:2]

VDDIO1

P1[7:0], P5[7:0], P12[7:6]

VDDIO2

P2[7:0], P6[7:0], P12[5:4], P15[5:4]

VDDIO3

P3[7:0], P12[1:0], P15[3:0]

VDDD

P15[7:6] (USB D+, D-)

TQFP

(TRACEDATA[1], GPIO) P2[5]

(TRACEDATA[2], GPIO) P2[6]

(TRACEDATA[3], GPIO) P2[7]

(I2C0: SCL, SIO) P12[4]

(I2C0: SDA, SIO) P12[5]

(GPIO) P6[4]

(GPIO) P6[5]

(GPIO) P6[6]

(GPIO) P6[7]

VSSB

IND

VBOOST

VBAT

VSSD

XRES

(GPIO) P5[0]

(GPIO) P5[1]

(GPIO) P5[2]

(GPIO) P5[3]

(TMS, SWDIO, GPIO) P1[0]

(TCK, SWDCK, GPIO) P1[1]

(Configurable XRES, GPIO) P1[2]

(TDO, SWV, GPIO) P1[3]

(TDI, GPIO) P1[4]

(NTRST, GPIO) P1[5]

VDDIO0

P0[3] (GPIO, OPAMP0-, EXTREF0)

P0[2] (GPIO, OPAMP0+, SAR1 EXTREF)

P0[1] (GPIO, OPAMP0OUT)

P0[0] (GPIO, OPAMP2OUT)

P4[1] (GPIO)

P4[0] (GPIO)

P12[3] (SIO)

P12[2] (SIO)

VSSD

VDDA

VSSA

VCCA

P15[3] (GPIO, KHZ XTAL: XI)

P15[2] (GPIO, KHZ XTAL: XO)

P12[1] (SIO, I2C1: SDA)

P12[0] (SIO, I2C1: SCL)

P3[7] (GPIO, OPAMP3OUT)

P3[6] (GPIO, OPAMP1OUT)

Lines show VDDIO

to I/O supply

association

Note

5. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

CY8CKIT-059 数据表(PDF) 9 Page - Infineon Technologies AG

CY8CKIT-059 数据表(HTML) 9 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载