数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2811 数据表(PDF) 30 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2811
功能描述  Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2811 数据表(HTML) 30 Page - Texas Instruments

Back Button TMS320F2811 Datasheet HTML 26Page - Texas Instruments TMS320F2811 Datasheet HTML 27Page - Texas Instruments TMS320F2811 Datasheet HTML 28Page - Texas Instruments TMS320F2811 Datasheet HTML 29Page - Texas Instruments TMS320F2811 Datasheet HTML 30Page - Texas Instruments TMS320F2811 Datasheet HTML 31Page - Texas Instruments TMS320F2811 Datasheet HTML 32Page - Texas Instruments TMS320F2811 Datasheet HTML 33Page - Texas Instruments TMS320F2811 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 173 page
background image
Functional Overview
30
April 2001 − Revised July 2007
SPRS174O
Block
Start Address
0x00 0000
M0 Vector − RAM (32
× 32)
(Enabled if VMAP = 0)
Data Space
Prog Space
M0 SARAM (1K
× 16)
M1 SARAM (1K
× 16)
Peripheral Frame 0
0x00 0040
0x00 0400
0x00 0800
PIE Vector - RAM
(256
× 16)
(Enabled if VMAP
= 1, ENPIE = 1)
Reserved
Reserved
Reserved
L0 SARAM (4K
× 16, Secure Block)
Peripheral Frame 1
(Protected)
Reserved
Peripheral Frame 2
(Protected)
L1 SARAM (4K
× 16, Secure Block)
Reserved
OTP (or ROM) (1K
× 16, Secure Block)
Flash (or ROM) (128K
× 16, Secure Block)
128-Bit Password
H0 SARAM (8K
× 16)
Reserved
Boot ROM (4K
× 16)
(Enabled if MP/MC = 0)
BROM Vector - ROM (32
× 32)
(Enabled if VMAP = 1, MP/MC = 0, ENPIE = 0)
0x00 0D00
0x00 0E00
0x00 2000
0x00 6000
0x00 7000
0x00 8000
0x00 9000
0x00 A000
0x3D 7800
0x3D 7C00
0x3F 7FF8
0x3F 8000
0x3F A000
0x3F F000
0x3F FFC0
On-Chip Memory
Only one of these vector maps—M0 vector, PIE vector, BROM vector, XINTF vector—should be enabled at a time.
LEGEND:
Reserved (1K)
0x3D 8000
NOTES: A. Memory blocks are not to scale.
B. Reserved locations are reserved for future expansion. Application should not access these areas.
C. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only. User program
cannot access these memory maps in program space.
D. “Protected” means the order of Write followed by Read operations is preserved rather than the pipeline order.
E. Certain memory ranges are EALLOW protected against spurious writes after configuration.
Figure 3−3. F2811/C2811 Memory Map



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com