| 数据搜索系统,热门电子元器件搜索 |
|
TMS320F2811 数据表(PDF) 94 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320F2811 数据表(HTML) 94 Page - Texas Instruments |
|
94 / 173 page ![]() Electrical Specifications 94 April 2001 − Revised July 2007 SPRS174O 6.4 Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During Low-Power Modes at 150-MHz SYSCLKOUT (TMS320F281x) MODE TEST CONDITIONS IDD IDDIO† IDD3VFL IDDA‡ MODE TEST CONDITIONS TYP MAX§ TYP MAX§ TYP MAX§ TYP MAX§ Operational All peripheral clocks are enabled. All PWM pins are toggled at 100 kHz. Data is continuously transmitted out of the SCIA, SCIB, and CAN ports. The hardware multiplier is exercised. Code is running out of flash with 5 wait-states. 195 mA¶ 230 mA 15 mA 30 mA 40 mA 45 mA 40 mA 50 mA IDLE − Flash is powered down − XCLKOUT is turned off − All peripheral clocks are on, except ADC 125 mA 150 mA 5 mA 10 mA 2 µA 4 µA 1 µA 20 µA STANDBY − Flash is powered down − Peripheral clocks are turned off − Pins without an internal PU/PD are tied high/low 5 mA 10 mA 5 µA 20 µA 2 µA 4 µA 1 µA 20 µA HALT − Flash is powered down − Peripheral clocks are turned off − Pins without an internal PU/PD are tied high/low − Input clock is disabled 70 µA 5 µA 20 µA 2 µA 4 µA 1 µA 20 µA † IDDIO current is dependent on the electrical loading on the I/O pins. ‡ IDDA includes current into VDDA1, VDDA2, AVDDREFBG, and VDDAIO pins. § MAX numbers are at 125°C, and MAX voltage (VDD = 2.0 V; VDDIO, VDD3VFL, VDDA = 3.6 V). ¶ IDD represents the total current drawn from the 1.8-V rail (VDD). It includes a small amount of current (<1 mA) drawn by VDD1. NOTE: HALT and STANDBY modes cannot be used when the PLL is disabled. 6.5 Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During Low-Power Modes at 150-MHz SYSCLKOUT (TMS320C281x) MODE TEST CONDITIONS IDD IDDIO† IDDA‡ MODE TEST CONDITIONS TYP MAX§ TYP MAX§ TYP MAX§ Operational All peripheral clocks are enabled. All PWM pins are toggled at 100 kHz. Data is continuously transmitted out of the SCIA, SCIB, and CAN ports. The hardware multiplier is exercised. Code is running out of ROM with 5 wait-states. 210 mA¶ 260 mA 20 mA 30 mA 40 mA 50 mA IDLE − XCLKOUT is turned off − All peripheral clocks are on, except ADC 140 mA 165 mA 20 mA 30 mA 5 µA 10 µA STANDBY − Peripheral clocks are turned off − Pins without an internal PU/PD are tied high/low 5 mA 10mA 5 µA 20 µA 5 µA 10 µA HALT − Peripheral clocks are turned off − Pins without an internal PU/PD are tied high/low − Input clock is disabled 70 µA 5 µA 10 µA 1 µA † IDDIO current is dependent on the electrical loading on the I/O pins. ‡ IDDA includes current into VDDA1, VDDA2, AVDDREFBG, and VDDAIO pins. § MAX numbers are at 125°C, and MAX voltage (VDD = 2.0 V; VDDIO, VDD3VFL, VDDA = 3.6 V). ¶ IDD represents the total current drawn from the 1.8-V rail (VDD). It includes a small amount of current (<1 mA) drawn by VDD1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |