| 数据搜索系统,热门电子元器件搜索 |
|
TMS320F2811 数据表(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320F2811 数据表(HTML) 9 Page - Texas Instruments |
|
9 / 173 page ![]() Tables 9 April 2001 − Revised July 2007 SPRS174O Table 6−15. HALT Mode Switching Characteristics 111 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−16. PWM Switching Characteristics 112 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−17. Timer and Capture Unit Timing Requirements 112 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−18. External ADC Start-of-Conversion − EVA − Switching Characteristics 113 . . . . . . . . . . . . . . . . . . . . . . Table 6−19. External ADC Start-of-Conversion − EVB − Switching Characteristics 113 . . . . . . . . . . . . . . . . . . . . . . Table 6−20. Interrupt Switching Characteristics 114 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−21. Interrupt Timing Requirements 114 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−22. General-Purpose Output Switching Characteristics 115 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−23. General-Purpose Input Timing Requirements 116 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−24. SPI Master Mode External Timing (Clock Phase = 0) 117 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−25. SPI Master Mode External Timing (Clock Phase = 1) 119 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−26. SPI Slave Mode External Timing (Clock Phase = 0) 121 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−27. SPI Slave Mode External Timing (Clock Phase = 1) 123 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−28. Relationship Between Parameters Configured in XTIMING and Duration of Pulse 125 . . . . . . . . . . . . Table 6−29. XINTF Clock Configurations 127 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−30. External Memory Interface Read Switching Characteristics 129 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−31. External Memory Interface Read Timing Requirements 129 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−32. External Memory Interface Write Switching Characteristics 130 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−33. External Memory Interface Read Switching Characteristics (Ready-on-Read, 1 Wait State) 131 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−34. External Memory Interface Read Timing Requirements (Ready-on-Read, 1 Wait State) 131 . . . . . . Table 6−35. Synchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State) 131 . . . . . . . . . . . . . . . Table 6−36. Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State) 131 . . . . . . . . . . . . . . Table 6−37. External Memory Interface Write Switching Characteristics (Ready-on-Write, 1 Wait State) 134 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−38. Synchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State) 134 . . . . . . . . . . . . . . . Table 6−39. Asynchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State) 134 . . . . . . . . . . . . . . Table 6−40. XHOLD/XHOLDA Timing Requirements (XCLKOUT = XTIMCLK) 138 . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−41. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK) 139 . . . . . . . . . . . . . . . . . . . . . . Table 6−42. DC Specifications 141 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−43. AC Specifications 142 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−44. ADC Power-Up Delays 143 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−45. Sequential Sampling Mode Timing 145 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−46. Simultaneous Sampling Mode Timing 146 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−47. McBSP Timing Requirements 148 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−48. McBSP Switching Characteristics 149 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−49. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0) 151 . . . . . . . . . Table 6−50. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0) 151 . . . . . . Table 6−51. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0) 152 . . . . . . . . . . Table 6−52. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0) 152 . . . . . . Table 6−53. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1) 153 . . . . . . . . . Table 6−54. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1) 153 . . . . . . Table 6−55. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1) 154 . . . . . . . . . . Table 6−56. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1) 154 . . . . . . Table 6−57. Flash Parameters at 150-MHz SYSCLKOUT 155 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−58. Flash/OTP Access Timing 155 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−59. Minimum Required Flash Wait-States at Different Frequencies (F281x devices) 156 . . . . . . . . . . . . . Table 6−60. ROM Access Timing 157 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Table 6−61. Minimum Required ROM Wait-States at Different Frequencies (C281x devices) 157 . . . . . . . . . . . . . Table 7−1. Thermal Resistance Characteristics for 179-Ball GHH 159 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |