数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2811 数据表(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2811
功能描述  Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2811 数据表(HTML) 44 Page - Texas Instruments

Back Button TMS320F2811 Datasheet HTML 40Page - Texas Instruments TMS320F2811 Datasheet HTML 41Page - Texas Instruments TMS320F2811 Datasheet HTML 42Page - Texas Instruments TMS320F2811 Datasheet HTML 43Page - Texas Instruments TMS320F2811 Datasheet HTML 44Page - Texas Instruments TMS320F2811 Datasheet HTML 45Page - Texas Instruments TMS320F2811 Datasheet HTML 46Page - Texas Instruments TMS320F2811 Datasheet HTML 47Page - Texas Instruments TMS320F2811 Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 173 page
background image
Functional Overview
44
April 2001 − Revised July 2007
SPRS174O
XD(15:0)
XA(18:0)
XZCS6
XZCS7
XZCS6AND7
XZCS2
XWE
XR/W
XREADY
XMP/MC
XHOLD
XHOLDA
XCLKOUT (see Note E)
XRD
XINTF Zone 0
(8K
× 16)
XINTF Zone 1
(8K
× 16)
XINTF Zone 6
(512K
× 16)
XINTF Zone 7
(16K
× 16)
(mapped here if MP/MC = 1)
0x40 0000
0x3F C000
0x18 0000
0x10 0000
0x00 6000
0x00 4000
0x00 2000
0x00 0000
Data Space
Prog Space
XINTF Zone 2
(512K
× 16)
0x08 0000
NOTES: A. The mapping of XINTF Zone 7 is dependent on the XMP/MC device input signal and the MP/MC mode bit (bit 8 of XINTCNF2
register). Zones 0, 1, 2, and 6 are always enabled.
B. Each zone can be programmed with different wait states, setup and hold timing, and is supported by zone chip selects
(XZCS0AND1, XZCS2, XZCS6AND7), which toggle when an access to a particular zone is performed. These features enable
glueless connection to many external memories and peripherals.
C. The chip selects for Zone 0 and 1 are ANDed internally together to form one chip select (XZCS0AND1). Any external memory
that is connected to XZCS0AND1 is dually mapped to both Zones 0 and Zone 1.
D. The chip selects for Zone 6 and 7 are ANDed internally together to form one chip select (XZCS6AND7). Any external memory
that is connected to XZCS6AND7 is dually mapped to both Zones 6 and Zone 7. This means that if Zone 7 is disabled (via the
MP/MC mode) then any external memory is still accessible via Zone 6 address space.
E. XCLKOUT is also pinned out on the 2810 and 2811.
XZCS0AND1
XZCS0
XZCS1
Figure 3−5. External Interface Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com