数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2811 数据表(PDF) 52 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2811
功能描述  Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2811 数据表(HTML) 52 Page - Texas Instruments

Back Button TMS320F2811 Datasheet HTML 48Page - Texas Instruments TMS320F2811 Datasheet HTML 49Page - Texas Instruments TMS320F2811 Datasheet HTML 50Page - Texas Instruments TMS320F2811 Datasheet HTML 51Page - Texas Instruments TMS320F2811 Datasheet HTML 52Page - Texas Instruments TMS320F2811 Datasheet HTML 53Page - Texas Instruments TMS320F2811 Datasheet HTML 54Page - Texas Instruments TMS320F2811 Datasheet HTML 55Page - Texas Instruments TMS320F2811 Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 173 page
background image
Functional Overview
52
April 2001 − Revised July 2007
SPRS174O
3.8
OSC and PLL Block
Figure 3−9 shows the OSC and PLL block on the F281x and C281x.
X2
X1/XCLKIN
On-Chip
Oscillator
(OSC)
PLL
Bypass
/2
XF_XPLLDIS
OSCCLK (PLL Disabled)
Latch
XPLLDIS
XRS
PLL
4-Bit PLL Select
SYSCLKOUT
1
0
CLKIN
CPU
4-Bit PLL Select
XCLKIN
PLL Block
Figure 3−9. OSC and PLL Block
The on-chip oscillator circuit enables a crystal to be attached to the F281x and C281x devices using the
X1/XCLKIN and X2 pins. If a crystal is not used, then an external oscillator can be directly connected to the
X1/XCLKIN pin and the X2 pin is left unconnected. The logic-high level in this case should not exceed VDD.
The PLLCR bits [3:0] set the clocking ratio.
Table 3−16. PLLCR Register Bit Definitions
BIT(S)
NAME
TYPE
XRS RESET†
DESCRIPTION
15:4
Reserved
R = 0
0:0
3:0
DIV
R/W
0,0,0,0
SYSCLKOUT = (XCLKIN * n)/2, where n is the PLL multiplication factor.
Bit Value
n
SYSCLKOUT
0000
PLL Bypassed
XCLKIN/2
0001
1
XCLKIN/2
0010
2
XCLKIN
0011
3
XCLKIN * 1.5
0100
4
XCLKIN * 2
0101
5
XCLKIN * 2.5
0110
6
XCLKIN * 3
0111
7
XCLKIN * 3.5
1000
8
XCLKIN * 4
1001
9
XCLKIN * 4.5
1010
10
XCLKIN * 5
1011
11
Reserved
1100
12
Reserved
1101
13
Reserved
1110
14
Reserved
1111
15
Reserved
† The PLLCR register is reset to a known state by the XRS reset line. If a reset is issued by the debugger, the PLL clocking ratio is not changed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com