数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2811 数据表(PDF) 116 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2811
功能描述  Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2811 数据表(HTML) 116 Page - Texas Instruments

Back Button TMS320F2811 Datasheet HTML 112Page - Texas Instruments TMS320F2811 Datasheet HTML 113Page - Texas Instruments TMS320F2811 Datasheet HTML 114Page - Texas Instruments TMS320F2811 Datasheet HTML 115Page - Texas Instruments TMS320F2811 Datasheet HTML 116Page - Texas Instruments TMS320F2811 Datasheet HTML 117Page - Texas Instruments TMS320F2811 Datasheet HTML 118Page - Texas Instruments TMS320F2811 Datasheet HTML 119Page - Texas Instruments TMS320F2811 Datasheet HTML 120Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 173 page
background image
Electrical Specifications
116
April 2001 − Revised July 2007
SPRS174O
6.20
General-Purpose Input/Output (GPIO) − Input Timing
GPIO
Signal
1
Sampling Window
Output From
Qualifier
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
SYSCLKOUT
QUALPRD = 1
(SYSCLKOUT/2)
NOTES: A. This glitch is ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from
00 to 0xFF. Input qualification is not applicable when QUALPRD = 00. For any other value “n”, the qualification sampling period
in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycle, the GPIO pin will be sampled). Six consecutive samples must
be of the same value for a given input to be recognized.
B. For the qualifier to detect the change, the input must be stable for 10 SYSCLKOUT cycles or greater. In other words, the inputs
should be stable for (5
× QUALPRD × 2) SYSCLKOUT cycles. This would enable five sampling periods for detection to occur.
Since external signals are driven asynchronously, a 13-SYSCLKOUT-wide pulse provides reliable recognition.
See Note A
Sampling period, determined by GPxQUAL
[QUALPRD]
(SYSCLKOUT cycle
y 2 y QUALPRD) y 5
Figure 6−24. GPIO Input Qualifier − Example Diagram for QUALPRD = 1
Table 6−23. General-Purpose Input Timing Requirements
MIN
MAX
UNIT
tw(GPI)
Pulse duration, GPIO low/high
All GPIOs
With no qualifier
2tc(SCO)
cycles
tw(GPI)
Pulse duration, GPIO low/high
All GPIOs
With qualifier
1tc(SCO) + IQT†
cycles
† Input Qualification Time (IQT) = [tc(SCO) × 2 × QUALPRD] × 5 + [tc(SCO) × 2 × QUALPRD].
GPIOxn
XCLKOUT
tw(GPI)
Figure 6−25. General-Purpose Input Timing
NOTE:
The pulse width requirement for general-purpose input is applicable for the XBIO and ADCSOC
pins as well.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com