数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F280 数据表(PDF) 165 Page - STMicroelectronics

部件名 ST10F280
功能描述  16-BIT MCU WITH MAC UNIT, 512K BYTE FLASH MEMORY AND 18K BYTE RAM
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F280 数据表(HTML) 165 Page - STMicroelectronics

Back Button ST10F280 Datasheet HTML 161Page - STMicroelectronics ST10F280 Datasheet HTML 162Page - STMicroelectronics ST10F280 Datasheet HTML 163Page - STMicroelectronics ST10F280 Datasheet HTML 164Page - STMicroelectronics ST10F280 Datasheet HTML 165Page - STMicroelectronics ST10F280 Datasheet HTML 166Page - STMicroelectronics ST10F280 Datasheet HTML 167Page - STMicroelectronics ST10F280 Datasheet HTML 168Page - STMicroelectronics ST10F280 Datasheet HTML 169Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 186 page
background image
ST10F280
165/186
20.4.10 - Multiplexed Bus
VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF,
ALE cycle time = 6 TCL + 2tA + tC + tF (75ns at 40MHz CPU clock without wait states).
Table 41 : Multiplexed Bus Characteristics
Symbol
Parameter
Max. CPU Clock
= 40MHz
Variable CPU Clock
1/2 TCL = 1 to 40MHz
min.
max.
min.
max.
t5
CC
ALE high time
4 + tA
TCL - 8.5 + tA
–ns
t6
CC
Address setup to ALE
2 + tA
TCL - 10.5 + tA
–ns
t7
CC
Address hold after ALE
1
4 + tA
TCL - 8.5 + tA
–ns
t8
CC
ALE falling edge to RD, WR
(with RW-delay)
4 + tA
TCL - 8.5 + tA
–ns
t9
CC
ALE falling edge to RD, WR (no
RW-delay)
-8.5 + tA
-8.5 + tA
–ns
t10
CC
Address float after RD, WR
(with RW-delay)
1
–6
6
ns
t11
CC
Address float after RD, WR
(no RW-delay)
1
18.5
TCL + 6
ns
t12
CC
RD, WR low time
(with RW-delay)
15.5 + tC
2 TCL -9.5 + tC
–ns
t13
CC
RD, WR low time
(no RW-delay)
28 + tC
3 TCL -9.5 + tC
–ns
t14
SR
RD to valid data in
(with RW-delay)
–6 + tC
2 TCL - 19 + tC
ns
t15
SR
RD to valid data in
(no RW-delay)
18.5 + tC
3 TCL - 19 + tC
ns
t16
SR
ALE low to valid data in
18.5
+ tA + tC
3 TCL - 19
+ tA + tC
ns
t17
SR
Address/Unlatched CS to valid
data in
22 + 2tA +
tC
4 TCL - 28
+ 2tA + tC
ns
t18
SR
Data hold after RD
rising edge
0–
0
ns
t19
SR
Data float after RD
1
16.5 + tF
2 TCL - 8.5 + tF
ns
t22
CC
Data valid to WR
10 + tC
2 TCL -15 + tC
–ns
t23
CC
Data hold after WR
4 + tF
2 TCL - 8.5 + tF
–ns
t25
CC
ALE rising edge after RD, WR
15 + tF
2 TCL -10 + tF
–ns
t27
CC
Address/Unlatched CS hold
after RD, WR
10 + tF
2 TCL -15 + tF
–ns
t38
CC
ALE falling edge to Latched CS
-4 - tA
10 - tA
-4 - tA
10 - tA
ns
t39
SR
Latched CS low to Valid Data In
18.5 + tC +
2tA
3 TCL - 19
+ tC + 2tA
ns
t40
CC
Latched CS hold after RD, WR
27 + tF
3 TCL - 10.5 + tF
–ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com