M32CSLASH8B datasheet(113/406 Pages) RENESAS

113 / 406 page

Under development

M32C/8B Group

11. Interrupts

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 96 of 385

11.2

Software Interrupts

Software interrupts occur when particular instructions are executed. Software interrupts are non-maskable.

11.2.1

Undefined Instruction Interrupt

The undefined instruction interrupt occurs when the UND instruction is executed.

11.2.2

Overflow Interrupt

The overflow interrupt occurs when the INTO instruction is executed while the O flag in the FLG register is 1

(arithmetic operation overflow). Instructions that can set the O flag are: ABS, ADC, ADCF, ADD, ADDX,

CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX

11.2.3

BRK Interrupt

The BRK interrupt occurs when the BRK instruction is executed.

11.2.4

BRK2 Interrupt

The BRK2 interrupt occurs when the BRK2 instruction is executed.

Do not use this interrupt. This is for use with development support tool only.

11.2.5

INT Instruction Interrupt

The INT instruction interrupt occurs when the INT instruction is executed. The INT instruction can specify

software interrupt numbers 0 to 63. Software interrupt numbers 8 to 43 are assigned to the vector table used for

the peripheral function interrupt. This means that the MCU is able to execute the peripheral function interrupt

routine by executing the INT instruction. When the INT instruction is executed, values in the FLG register and

PC are saved to the stack. The relocatable vector of the specified software interrupt number is stored in PC.

The stack, where the data is saved, varies depending on a software interrupt number.

ISP is selected for software interrupt numbers 0 to 31. (The U flag in the FLG register becomes 0.) For software

interrupt numbers 32 to 63, SP which is selected immediately before executing the INT instruction is used. (The

U flag does not change.)

For the peripheral function interrupt, the FLG register value is saved and the U flag becomes 0 (ISP selected)

when an interrupt request is acknowledged. Therefore, for software interrupt numbers 32 to 43, SP to be used

can differ depending on whether an interrupt is generated by a peripheral function or by the INT instruction.

M32C/8B 数据表(PDF) 113 Page - Renesas Technology Corp

M32C/8B 数据表(HTML) 113 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载