| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2214 数据表(PDF) 503 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2214 数据表(HTML) 503 Page - Renesas Technology Corp |
|
503 / 936 page ![]() Section 11 Watchdog Timer (WDT) Rev.4.00 Sep. 18, 2008 Page 443 of 872 REJ09B0189-0400 Bit 7—Watchdog Overflow Flag (WOVF): Indicates that TCNT has overflowed (from H'FF to H'00) during watchdog timer operation. This bit is not set in interval timer mode. Bit 7 WOVF Description 0 [Clearing condition] (Initial value) Cleared by reading RSTCSR when WOVF = 1, then writing 0 to WOVF 1 [Setting condition] When TCNT overflows (from H'FF to H'00) in watchdog timer mode Bit 6—Reset Enable (RSTE): Specifies whether or not an internal reset signal is generated if TCNT overflows in watchdog timer mode. Bit 6 RSTE Description 0 No internal reset when TCNT overflows* (Initial value) 1 Internal reset is generated when TCNT overflows Note: * The chip is not reset internally, but TCNT and TCSR in WDT0 are reset. Bit 5—Reset Select (RSTS): Selects the type of internal reset generated if TCNT overflows in watchdog timer mode. For details of the types of resets, see section 4, Exception Handling. Bit 5 RSTS Description 0 Power-on reset (Initial value) 1 Manual reset Bits 4 to 0—Reserved: These bits cannot be modified and are always read as 1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |