H8SSLASH2214 datasheet(223/936 Pages) RENESAS

223 / 936 page

Section 6 Bus Controller

Rev.4.00 Sep. 18, 2008 Page 163 of 872

REJ09B0189-0400

6.8.3

Bus Transfer Timing

Even if a bus request is received from a bus master with a higher priority than that of the bus

master that has acquired the bus and is currently operating, the bus is not necessarily transferred

immediately. There are specific times at which each bus master can relinquish the bus.

(1) CPU

The CPU is the lowest-priority bus master, and if a bus request is received from the DMAC and

DTC, the bus arbiter transfers the bus to the bus master that issued the request. The timing for

transfer of the bus is as follows:

• The bus is transferred at a break between bus cycles. However, if a bus cycle is executed in

discrete operations, as in the case of a longword-size access, the bus is not transferred between

the operations. See appendix A.5, Bus States during Instruction Execution, for timings at

which the bus is not transferred.

• If the CPU is in sleep mode, it transfers the bus immediately.

(2) DTC

The DTC sends the bus arbiter a request for the bus when an activation request is generated.

The DTC can release the bus after a vector read, a register information read (3 states), a single data

transfer, or a register information write (3 states). It does not release the bus during a register

information read (3 states), a single data transfer, or a register information write (3 states).

(3) DMAC

The DMAC sends the bus arbiter a request for the bus when an activation request is generated.

In the case of an external request in short address mode or normal mode, and in cycle steal mode,

the DMAC releases the bus after a single transfer.

In block transfer mode, it releases the bus after transfer of one block, and in burst mode, after

completion of the transfer.

6.8.4

External Bus Release Usage Note

External bus release can be performed on completion of an external bus cycle. The

CS signal

remains low until the end of the external bus cycle. Therefore, when external bus release is

performed, the

CS signal may change from the low level to the high-impedance state.

H8S/2214 数据表(PDF) 223 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 223 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载