| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2214 数据表(PDF) 254 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2214 数据表(HTML) 254 Page - Renesas Technology Corp |
|
254 / 936 page ![]() Section 7 DMA Controller Rev.4.00 Sep. 18, 2008 Page 194 of 872 REJ09B0189-0400 7.3.4 DMA Control Register (DMACR) DMACR is a 16-bit readable/writable register that controls the operation of each DMAC channel. In full address mode, DMACRA and DMACRB have different functions. DMACR is initialized to H'0000 by a reset, and in standby mode. (1) DMACRA Bit : 15 14 13 12 11 10 9 8 DMACRA : DTSZ SAID SAIDE BLKDIR BLKE — — — Initial value : 0 0 0 0 0 0 0 0 R/W : R/W R/W R/W R/W R/W R/W R/W R/W (2) DMACRB Bit : 7 6 5 4 3 2 1 0 DMACRB : — DAID DAIDE — DTF3 DTF2 DTF1 DTF0 Initial value : 0 0 0 0 0 0 0 0 R/W : R/W R/W R/W R/W R/W R/W R/W R/W Bit 15—Data Transfer Size (DTSZ): Selects the size of data to be transferred at one time. Bit 15 DTSZ Description 0 Byte-size transfer (Initial value) 1 Word-size transfer |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |