数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCIMX503CVM8B 数据表(PDF) 4 Page - Freescale Semiconductor, Inc

部件名 MCIMX503CVM8B
功能描述  i.MX50 Applications Processors for Consumer Products
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 4 Page - Freescale Semiconductor, Inc

  MCIMX503CVM8B Datasheet HTML 1Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 2Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 3Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 4Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 5Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 6Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 7Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 8Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 134 page
background image
i.MX50 Applications Processors for Consumer Products, Rev. 2
4
Freescale Semiconductor
Introduction
The memory system consists of the following components:
Level 1 cache:
— Instruction (32 Kbyte)
— Data (32 Kbyte)
Level 2 cache:
— Unified instruction and data (256 Kbyte)
Level 2 (internal) memory:
— Boot ROM, including HAB (96 Kbyte)
— Internal multimedia/shared, fast access RAM (128 Kbyte)
External memory interfaces:
— 16/32-bit DDR2-533, LPDDR2-533, or LPDDR1-400 up to a total of 2 GByte
— 8-bit NAND SLC/MLC Flash with up to 100 MHz synchronous clock rate and up to 32-bit
hardware ECC for 1 Kbyte block size
— 16/32-bit NOR Flash with a dedicated 16-bit muxed-mode interface. I/O muxing logic selects
EIMv2 port as primary muxing at system boot.
— 16-bit PSRAM, Cellular RAM
— Managed NAND, including eMMC up to rev 4.4
The i.MX50 introduces a next generation system bus fabric architecture that aggregates various
sub-system buses and masters for access to system peripherals and memories. The various bus-systems and
components are as follows:
64-bit AXI Fabric (266 MHz)—This bus-fabric is the SoC’s central bus aggregation point.
— Provides access to all slave targets in the SoC:
– ROM (ROMCP)
– On-chip RAM (OCRAM)
– External DRAM (DRAM MC)
– External static RAM (EIM)
– Interrupt controller (TZIC)
– Decode into the AHB MAX crossbar second level AHB fabric.
— Provides arbitration to the following masters in the system:
– ARM CPU complex
– Pixel processing pipeline (ePXP)
– Electrophoretic display controller (EPDC)
– eLCDIF LCD display controller
– DCP Crypto engine
– BCH ECC engine
– MAX AHB crossbar
–GPU 2D
–SDMA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com