MCIMX503CVM8B datasheet(77/134 Pages) FREESCALE

77 / 134 page

Electrical Characteristics

i.MX50 Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

4.9.3

Enhanced Secured Digital Host Controller (eSDHCv2/v3) and uSDHC

AC Timing

This section describes the electrical information of the eSDHCv2/v3 and the uSDHC, which includes

SD/eMMC4.3 (Single Data Rate) timing and eMMC4.4 (Dual Date Rate) timing.

4.9.3.1

SD/eMMC4.3 (Single Data Rate) eSDHCv3 and uSDHC AC Timing

Figure 36 depicts the timing of SD/eMMC4.3, and Table 53 lists the SD/eMMC4.3 timing characteristics.

Figure 36. SD/eMMC4.3 Timing

Table 53. SD/eMMC4.3 Interface Timing Specification

Parameter

Symbols

Min

Max

Unit

Card Input Clock

SD1

Clock Frequency (Low Speed)

fPP

0400

kHz

Clock Frequency (SD/SDIO Full Speed/High Speed)

fPP

25/50

MHz

Clock Frequency (MMC Full Speed/High Speed)

fPP

20/52

MHz

Clock Frequency (Identification Mode)

fOD

100

400

kHz

SD2

Clock Low Time

tWL

7—

SD3

Clock High Time

tWH

7—

SD4

Clock Rise Time

tTLH

—3

SD5

Clock Fall Time

tTHL

—3

SD1

SD3

SD5

SD4

SD7

CMD

output from eSDHCv2 to card

DAT1

......

DAT7

DAT0

CMD

input from card to eSDHCv2

DAT1

......

DAT7

DAT0

SCK

SD2

SD8

SD6

MCIMX503CVM8B 数据表(PDF) 77 Page - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 77 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载