数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCIMX503CVM8B 数据表(PDF) 79 Page - Freescale Semiconductor, Inc

部件名 MCIMX503CVM8B
功能描述  i.MX50 Applications Processors for Consumer Products
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button MCIMX503CVM8B Datasheet HTML 75Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 76Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 77Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 78Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 79Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 80Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 81Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 82Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 134 page
background image
Electrical Characteristics
i.MX50 Applications Processors for Consumer Products, Rev. 2
Freescale Semiconductor
79
4.9.4
FEC AC Timing Parameters
This section describes the AC timing specifications of the FEC. The i.MX50 FEC supports 10/100 Mbps
RMII with MII serial management interface. The RMII and serial management signals are compatible with
transceivers operating at a voltage of 3.3 V.
4.9.4.1
RMII Async Inputs Signal Timing (FEC_COL)
Table 55 lists RMII asynchronous inputs signal timing information. Figure 38 shows MII asynchronous
input timings listed in Table 55.
.
Figure 38. MII Async Inputs Timing Diagram
4.9.4.2
RMII Serial Management Channel Timing (FEC_MDIO and FEC_MDC)
Table 56 lists RMII serial management channel timings. Figure 39 shows RMII serial management
channel timings listed in Table 56. The MDC frequency should be equal to or less than 2.5 MHz to be
compliant with the IEEE 802.3 RMII specification. However, the FEC can function correctly with a
maximum MDC frequency of 15 MHz.
SD2
eSDHC Output Delay
tOD
–5
5
ns
eSDHC Input/Card Outputs CMD, DAT (Reference to CLK)
SD3
eSDHC Input Setup Time
tISU
2.5
ns
SD4
eSDHC Input Hold Time
tIH
1.5
ns
Table 55. RMII Async Inputs Signal Timing
Num
Characteristics
Min
Max
Unit
M9
FEC_COL minimum pulse width
1.5
FEC_TX_CLK period
Table 56. RMII Transmit Signal Timing
ID
Characteristics
Min
Max
Unit
M10
FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)
0
ns
M11
FEC_MDC falling edge to FEC_MDIO output valid (max propagation delay)
5
ns
M12
FEC_MDIO (input) to FEC_MDC rising edge setup
18
ns
M13
FEC_MDIO (input) to FEC_MDC rising edge hold
0
ns
Table 54. eMMC4.4 Interface Timing Specification (continued)
ID
Parameter
Symbols
Min
Max
Unit
FEC_COL
M9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com