数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCIMX503CVM8B 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

部件名 MCIMX503CVM8B
功能描述  i.MX50 Applications Processors for Consumer Products
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Back Button MCIMX503CVM8B Datasheet HTML 8Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 9Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 10Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 11Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 12Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 13Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 14Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 15Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 16Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 134 page
background image
i.MX50 Applications Processors for Consumer Products, Rev. 2
12
Freescale Semiconductor
Modules List
CCM
GPC
SRC
Clock Control
Module
Global Power
Controller
System Reset
Controller
Clocks,
Resets, and
Power Control
These modules are responsible for clock and reset distribution in the system,
and also for system power management.
The system includes four PLLs.
CSPI
eCSPI-1
eCSPI-2
Configurable
SPI, Enhanced
CSPI
Slave
Connectivity
Peripherals
Full-duplex enhanced synchronous serial interface, with data rate up to
66.5 Mbit/s (for eCSPI, master mode). It is configurable to support
Master/Slave modes, four chip selects to support multiple peripherals.
DAP
TPIU
CTI
Debug System
System
Control
Peripherals
The Debug System provides real-time trace debug capability of both
instructions and data. It supports a trace protocol that is an integral part of the
ARM Real Time Debug solution (RealView).
Real-time tracing is controlled by specifying a set of triggering and filtering
resources, which include address and data comparators, three cross-system
triggers (CTI), counters, and sequencers.
Debug access port (DAP)—The DAP provides real-time access for the
debugger without halting the core to System memory and peripheral
registers. All debug configuration registers and Debugger access to JTAG
scan chains.
DRAM MC
DRAM Memory
Controller
External
Memory
Interface
The DRAM MC consists of a DRAM memory controller and PHY, supporting
LPDDR2, DDR2, and LPDDR1 memories with clock frequencies up to
266 MHz with 32-bit interface. It is tightly linked with the system bus fabric and
employs advanced arbitration mechanism to maximize DRAM bandwidth
efficiency.
EIM
Static Memory
Controller
External
Memory
Interface
The EIM is an external static memory and generic host interface. It supports
up to a 32-bit interface (through pin-muxing) or a dedicated 16-bit muxed
interface. It can be used to interface to PSRAMs (sync and async), NOR-flash
or any external memory mapped peripheral.
BCH32/GPMI2 Raw NAND
System with
ECC
RawNAND
and SSP
Peripherals
The i.MX50 contains a fully hardware accelerated raw NAND flash solution
supporting SLC and MLC devices. The system consists of the GPMI2
module, which is driven by the APBH DMA engine to perform the NAND flash
interface function (supporting up to ONFI2.1). Coupled with the GPMI2 is the
BCH32 hardware error-correction engine which is an AXI bus-master and
supports up to 32-bits of correction over block sizes up to 1 Kbyte (that is,
supports up to 2 Kbyte code-size).
System Fabric
and QoS
System Fabric
and QoS
System
Peripherals
In order to aggregate the multitude of masters and memory mapped devices,
the i.MX50 contains a next-generation AMBA3 AXI bus fabric. In addition, the
i.MX50 contains a Quality of Service Controller IP (QoSC) which allows both
soft priority control and dynamic priority elevation. Software priority control
works for all masters but dynamic hardware control only works for EPDC and
eLCDIF.
EPIT
Enhanced
Periodic
Interrupt Timer
Timer
Peripherals
Each EPIT is a 32-bit
set and forget timer that starts counting after the EPIT
is enabled by software. It is capable of providing precise interrupts at regular
intervals with minimal processor intervention. It has a 12-bit prescaler for
division of input clock frequency to get the required time setting for the
interrupts to occur, and counter values can be programmed on the fly.
Table 4. i.MX50 Digital and Analog Modules (continued)
Block
Mnemonic
Block Name
Subsystem
Brief Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com