| 数据搜索系统,热门电子元器件搜索 |
|
MCIMX503CVM8B 数据表(PDF) 83 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCIMX503CVM8B 数据表(HTML) 83 Page - Freescale Semiconductor, Inc |
|
83 / 134 page ![]() Electrical Characteristics i.MX50 Applications Processors for Consumer Products, Rev. 2 Freescale Semiconductor 83 Figure 43 depicts Write 0 Sequence timing, and Table 60 lists the timing parameters. Figure 43. Write 0 Sequence Timing Diagram Figure 44 depicts Write 1 Sequence timing, Figure 45 depicts the Read Sequence timing, and Table 61 lists the timing parameters. Figure 44. Write 1 Sequence Timing Diagram Table 59. RPP Sequence Delay Comparisons Timing Parameters ID Parameters Symbol Min Typ Max Unit OW1 Reset Time Low tRSTL 480 511 —1 1 In order not to mask signaling by other devices on the 1-Wire bus, t RSTL +tR should always be less than 960 µs. µs OW2 Presence Detect High tPDH 15 — 60 µs OW3 Presence Detect Low tPDL 60 — 240 µs OW4 Reset Time High (includes recovery time) tRSTH 480 512 — µs Table 60. WR0 Sequence Timing Parameters ID Parameter Symbol Min Typ Max Unit OW5 Write 0 Low Time tLOW0 60 100 120 µs OW6 Transmission Time Slot tSLOT OW5 117 120 µs — Recovery time tREC 1— — µs OW5 OW6 One-Wire bus (BATT_LINE) tREC OW7 OW8 One-Wire bus (BATT_LINE) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |