MCIMX503CVM8B datasheet(88/134 Pages) FREESCALE

部件名	MCIMX503CVM8B

功能描述	i.MX50 Applications Processors for Consumer Products

PDF	134 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

88 / 134 page

i.MX50 Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

Electrical Characteristics

4.9.9

SSI Timing Parameters

This section describes the timing parameters of the SSI module. The connectivity of the serial

synchronous interfaces are summarized in Table 64.

NOTE

•

The terms WL and BL used in the timing diagrams and tables refer to

Word Length (WL) and Bit Length (BL).

•

The SSI timing diagrams use generic signal names wherein the names

used in the MCIMX50 Applications Processor Reference Manual

(MCIMX50RM) are channel specific signal names. For example, a

channel clock referenced in the IOMUXC chapter as AUD3_TXC

appears in the timing diagram as TXC.

Table 64. AUDMUX Port Allocation

Port

Signal Nomenclature

Type and Access

AUDMUX port 1

SSI 1

Internal

AUDMUX port 2

SSI 2

Internal

AUDMUX port 3

AUD3

External— AUD3 I/O

AUDMUX port 4

AUD4

External—EIM or CSPI1 I/O through IOMUX

AUDMUX port 5

AUD5

External—EIM or SD1 I/O through IOMUX

AUDMUX port 6

AUD6

External—EIM or DISP2 through IOMUX

MCIMX503CVM8B 数据表(PDF) 88 Page - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 88 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载