 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MCIMX503CVM8B 数据表(PDF) 68 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCIMX503CVM8B 数据表(HTML) 68 Page - Freescale Semiconductor, Inc |
|
|
68 / 134 page  i.MX50 Applications Processors for Consumer Products, Rev. 2 68 Freescale Semiconductor Electrical Characteristics 4.8.1 DRAM Command & Address Output Timing—DDR2 and LPDDR1 The following diagrams and tables specify the timings related to the address and command pins, which interfaces DDR2 and LPDDR1 memory devices. Table 44. EMI Command/Address AC Timing ID Description Symbol Min Max Unit DDR1 CK cycle time tCK 3.75 — ns DDR2 CK high level width tCH 0.48 tCK 0.52 tCK ns DDR3 CK low level width tCL 0.48 tCK 0.52 tCK ns DDR4 Address and control output setup time tIS 0.5 tCK - 0.3 —ns DDR5 Address and control output hold time tIH 0.5 tCK - 0.3 —ns Figure 28. DRAM Command/Address Output Timing—DDR2 and LPDDR1 DRAM_SDCLK DRAM_SDCLK_B DRAM_CS0 DRAM_RAS DRAM_CAS DRAM_SDWE bank row bank column DRAM_ADDR DDR1 DDR2 DDR3 DDR4 DDR5 DDR4 DDR5 DDR4 DDR5 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
