数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCIMX503CVM8B 数据表(PDF) 48 Page - Freescale Semiconductor, Inc

部件名 MCIMX503CVM8B
功能描述  i.MX50 Applications Processors for Consumer Products
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 48 Page - Freescale Semiconductor, Inc

Back Button MCIMX503CVM8B Datasheet HTML 44Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 45Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 46Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 47Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 48Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 49Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 50Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 51Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 52Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 134 page
background image
i.MX50 Applications Processors for Consumer Products, Rev. 2
48
Freescale Semiconductor
Electrical Characteristics
NOTE
CKIL is approximately 32 kHz. TCKIL is one period or approximately
30
μs.
4.6.3
Clock Amplifier Parameters (CKIH)
The input to clock amplifier (CAMP) is internally ac-coupled allowing direct interface to a square wave or
sinusoidal frequency source. No external series capacitors are required.
Table 37 shows the electrical parameters of CAMP.
4.6.4
DPLL Electrical Parameters
Table 38 shows the electrical parameters of digital phase-locked loop (DPLL).
Table 36. WDOG_RST_B Timing Parameters
ID
Parameter
Min
Max
Unit
CC5
Duration of WDOG_RST_B Assertion
1
TCKIL
Table 37. CAMP Electrical Parameters (CKIH)
Parameter
Min
Typ
Max
Unit
Input frequency
8.0
40.0
MHz
VIL (for square wave input)
0
0.3
V
VIH (for square wave input)
(VCC1 –0.25)
1 VCC is the supply voltage of CAMP.
—3
V
Sinusoidal input amplitude
0.4 2
2 This value of the sinusoidal input is determined during characterization.
—VDD
Vp-p
Output duty cycle
45
50
55
%
Table 38. DPLL Electrical Parameters
Parameter
Test Conditions/Remarks
Min
Typ
Max
Unit
Reference clock frequency range1
10
100
MHz
Reference clock frequency range after
pre-divider
—10
40
MHz
Output clock frequency range (dpdck_2)
300
1025
MHz
Pre-division factor2
—1
16
Multiplication factor integer part
5
15
Multiplication factor numerator3
Should be less than denominator
–67108862
67108862
Multiplication factor denominator2
1
67108863
Output duty cycle
48.5
50
51.5
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com