| 数据搜索系统,热门电子元器件搜索 |
|
MCIMX503CVM8B 数据表(PDF) 52 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCIMX503CVM8B 数据表(HTML) 52 Page - Freescale Semiconductor, Inc |
|
52 / 134 page ![]() i.MX50 Applications Processors for Consumer Products, Rev. 2 52 Freescale Semiconductor Electrical Characteristics NF5 WE pulse width tWP DS*T 10 ns NF6 ALE setup time tALS (AS+1)*T — 10 — ns NF7 ALE hold time tALH (DH+1)*T — 20 — ns NF8 Data setup time tDS DS*T — 10 — ns NF9 Data hold time tDH DH*T — 10 — ns NF10 Write cycle time tWC (DS+DH)*T 20 ns NF11 WE hold time tWH DH*T 10 ns NF12 Ready to RE low tRR (AS+1)*T — 10 — ns NF13 RE pulse width tRP DS*T — 10 — ns NF14 READ cycle time tRC (DS+DH)*T — 20 — ns NF15 RE high hold time tREH DH*T 10 — ns NF16 Data setup on read tDSR N/A 10 — ns NF17 Data hold on read tDHR N/A 10 — ns 1 GPMI’s Async Mode output timing could be controlled by module’s internal register, say HW_GPMI_TIMING0_ADDRESS_SETUP, HW_GPMI_TIMING0_DATA_SETUP, and HW_GPMI_TIMING0_DATA_HOLD. This AC timing depends on these registers’ setting. In the above table, we use AS/DS/DH representing these settings each. 2 T represents for the GPMI clock period. 3 AS minimum value could be 0, while DS/DH minimum value is 1. Table 39. Asynchronous Mode Timing Parameters1 (continued) ID Parameter Symbol Timing T2 = GPMI Clock Cycle3 Example Timing for GPMI Clock ≈ 100MHz T = 10ns Unit Min. Max. Min. Max. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |