数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCIMX503CVM8B 数据表(PDF) 96 Page - Freescale Semiconductor, Inc

部件名 MCIMX503CVM8B
功能描述  i.MX50 Applications Processors for Consumer Products
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MCIMX503CVM8B 数据表(HTML) 96 Page - Freescale Semiconductor, Inc

Back Button MCIMX503CVM8B Datasheet HTML 92Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 93Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 94Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 95Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 96Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 97Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 98Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 99Page - Freescale Semiconductor, Inc MCIMX503CVM8B Datasheet HTML 100Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 134 page
background image
i.MX50 Applications Processors for Consumer Products, Rev. 2
96
Freescale Semiconductor
Electrical Characteristics
NOTE
All the timings for the SSI are given for a non-inverted serial clock
polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have
been inverted, all the timing remains valid by inverting the clock signal
STCK/SRCK and/or the frame sync STFS/SRFS shown in both the
tables and figures.
All timings are on Audiomux Pads when SSI is being used for data
transfer.
Tx and Rx refer to the transmit and receive sections of the SSI.
The terms WL and BL refer to word length (WL) and bit length (BL).
For internal Frame Sync operation using external clock, the FS timing is
same as that of Tx Data (for example, during AC97 mode of operation).
4.9.10
UART I/O Configuration and Timing Parameters
The following sections describe the UART I/O configuration and timing parameters.
4.9.10.1
UART RS-232 I/O Configuration in Different Modes
Table 69 shows the UART I/O configuration based on which mode is enabled.
4.9.10.2
UART RS-232 Serial Mode Timing
The following sections describe the electrical information of the UART module in the RS-232 mode.
Table 69. UART I/O Configuration vs. Mode
Port
DTE Mode
DCE Mode
Direction
Description
Direction
Description
RTS
Output
RTS from DTE to DCE
Input
RTS from DTE to DCE
CTS
Input
CTS from DCE to DTE
Output
CTS from DCE to DTE
TXD_MUX
Input
Serial data from DCE to DTE
Output
Serial data from DCE to DTE
RXD_MUX
Output
Serial data from DTE to DCE
Input
Serial data from DTE to DCE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com