数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN983 数据表(PDF) 29 Page - List of Unclassifed Manufacturers

部件名 AN983
功能描述  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AN983 数据表(HTML) 29 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 25Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 26Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 27Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 28Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 29Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 30Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 31Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 32Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 33Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
7.2.2. CONTROL/STATUS REGISTER DESCRIPTION
CSR0 (offset = 00h), PAR - PCI Access Register
Bit #
Name
Descriptions
Default Val RW Type
31~25
---
Reserved
24
MWIE
Memory Write and Invalidate Enable.
1: enable AN983B to generate memory write invalidate
command. AN983B will generate this command while writing
full cache lines.
0: disable AN983B to generate memory write invalidate
command and use memory write commands instead.
0
R/W*
23
MRLE
Memory Read Line Enable.
1: enable AN983B to generate memory read line command,
while read access instruction reach the cache line boundary.
If the read access instruction doesn’t reach the cache line
boundary then AN983B uses the memory read command
instead.
0
R/W*
22
---
Reserved
21
MRME
Memory Read Multiple Enable.
1: enable AN983B to generate memory read multiple
commands while reading full cache line. If the memory is not
cache aligned, the AN983B uses memory read command
instead.
0
R/W*
20~19
---
Reserved
18,17
TAP
Transmit auto-polling in transmit suspended state,
00: disable auto-polling (default)
01: polling own-bit every 200 us
10: polling own-bit every 800 us
11: polling own-bit every 1600 us
00
R/W*
16
---
Reserved
15, 14
CAL
Cache alignment, address boundary for data burst, set after
reset
00: reserved (default)
01: 8 DW boundary alignment
10: 16 DW boundary alignment
11: 32 DW boundary alignment
00
R/W*
13 ~ 8
PBL
Programmable Burst Length. This value defines the maximum
number of DW to be transferred in one DMA transaction.
Value: 0 (unlimited), 1, 2, 4, 8, 16(default), 32
010000
R/W*
7
BLE
Big or Little Endian selection.
0: little endian (e.g. INTEL)
1: big endian (only for data buffer)
0
R/W*
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
29



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com