数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN983 数据表(PDF) 15 Page - List of Unclassifed Manufacturers

部件名 AN983
功能描述  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AN983 数据表(HTML) 15 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 11Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 12Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 13Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 14Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 15Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 16Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 17Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 18Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 19Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
6. PIN DESCRIPTION
Pin #
Name
Type Description
PCI INTERFACE
24
INTA#
O/D PCI interrupt request. AN983B asserts this signal when one of the interrupt
events occurs.
25
RST#
I
PCI signal to initialize the AN983B. The active reset signal should be
sustained at least 100µs to guarantee that the AN983B has completed the
initializing activity. During the reset period, all the output pins of AN983B
will be set to tri-state and all the O/D pins are floated.
27
PCI-CLK
I
This PCI clock inputs to AN983B for PCI relative circuits as the synchronized
timing base with PCI bus. The Bus signals are recognized on rising edge of
PCI-CLK. In order to let network operating properly, the frequency range of
PCI-CLK is limited between 20MHz and 33MHz when network operating.
29
GNT#
I
PCI Bus Granted. This signal indicates that the PCI bus request of AN983B
has been accepted.
30
REQ#
O
PCI Bus Request. Bus master device want to get bus access right
31
PME#
I/O
The Power Management Event signal is an open drain, active low signal.
When WOL-bit 18 of CSR 18 be set into “1”, means that the AN983B is set
into Wake On LAN mode.
In this mode, when the AN983B receives a Magic
Packet frame from network then the AN983B will active this signal too.
In the Wake On LAN mode, when LWS-bit (bit 17) of CSR18 is set into “1”
means the LAN-WAKE signal is HP-style signal, otherwise it is IBM-style
signal.
33,34
35,36
38,39
40,41
46,47
49,50
51,53
54,56
70,72
73,75
76,78
79,81
84,85
86,88
89,90
93,94
AD-31, 30
AD-29, 28
AD-27, 26
AD-25, 24
AD-23, 22
AD-21, 20
AD-19, 18
AD-17, 16
AD-15, 14
AD-13, 12
AD-11, 10
AD-9, 8
AD-7, 6
AD-5, 4
AD-3, 2
AD-1, 0
I/O
Multiplexed address data pin of PCI Bus
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com