数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN983 数据表(PDF) 48 Page - List of Unclassifed Manufacturers

部件名 AN983
功能描述  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AN983 数据表(HTML) 48 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 44Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 45Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 46Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 47Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 48Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 49Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 50Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 51Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 52Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
When set inhibits actual transmission on the wire.
Speed selection
Forces speed of Phy only when autonegotiation is disabled. The default state of this
bit will be determined by a power-up configuration pin in this case. Otherwise it
defaults to 1.
Auto-neg enable Defaults to pin programmed value. When cleared allows forcing
of speed and duplex settings. When set (after being cleared) causes re-start of
autoneg process. Pin programming at power-up allows it to come up disabled and
for software to write the desired capability before allowing the first negotiation to
commence.
Restart Negotiation
only has effect when autonegotiating. Restarts state machine.
Power down
Has no effect in this device. Test mode power down modes may be implemented in
other specific modules.
Isolate
Puts RMII receive signals into high impedance state and
ignores transmit signals.
Duplex mode
When bit12 is cleared (i.e. autoneg disabled), this bit forces full duplex (bit = 1) or
half duplex (bit = 0).
Collision test
Always 0 because collision signal is not implemented.
Register 1 (Status):
BIT
NAME
DESCRIPTION
Read/Write
Default
15
100 BASE T4
Not supported
RO
0
14
100BASE-X Full
Duplex
1 = PHY is 100BASE-X full duplex
capable
0 = PHY is not 100BASE-X full duplex
capable
RO
1
13
100BASE-X Half
Duplex
1 = PHY is 100BASE-X half duplex capable
0 = PHY is not 100BASE-X half duplex
capable
RO
1
12
10Mbps/s Full
Duplex
1 = PHY is 10Mbps/s Full duplex capable
0 = PHY is not 10Mbps/s Full duplex
capable
RO
1
11
10 Mb/s Half
Duplex
1 = PHY is 10Mbps/s Half duplex capable
0 = PHY is not 10Mbps/s Half duplex
capable
RO
1
10
100BASE-T2 full
duplex
Not supported
RO
0
9
100BASE-T2 half
Not supported
RO
0
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com