数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AN983 数据表(PDF) 39 Page - List of Unclassifed Manufacturers

部件名 AN983
功能描述  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AN983 数据表(HTML) 39 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 35Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 36Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 37Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 38Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 39Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 40Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 41Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 42Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 43Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
watchdog timer from last carrier deserted.
0: 24 bit-time
1: 48 bit-time
4
RWD
Receive Watchdog Disable
0: If the receiving packet‘s length is longer than 2560
bytes, the watchdog timer will be expired.
1: disable the receive watchdog.
0
R/W
3
---
Reserved
2
JCLK
Jabber clock
0: cut off transmission after 2.6 ms (100Mbps) or 26 ms
(10Mbps).
1: cut off transmission after 2560 byte-time.
0
R/W
1
NJ
Non-Jabber
0: if jabber expired, re-enable transmit function after
42 ms (100Mbps) or 420ms (10Mbps)
1: immediately re-enable the transmit function after
jabber expired
0
R/W
0
JBD
Jabber disable
1: disable transmit jabber function
0
R/W
CSR16 (offset = 80h), ACSR5 - Assistant CSR5 (Status register 2)
Bit #
Name
Descriptions
Default Val
RW
Type
31
TEIS
Transmit Early Interrupt status
Transmit early interrupt status is set to 1 when Transmit
early interrupt function is enabled (set bit 31 of CSR17 = 1)
and the transmitted packet is moved completed from
descriptors to TX-FIFO buffer. This bit is cleared by written
with 1.
0
RO/LH*
30
REIS
Receive Early Interrupt Status.
Receive early interrupt status is set to 1 when Receive early
interrupt function is enabled (set bit 30 of CSR17 = 1) and
the received packet is fill up its first receive descriptor. This
bit is cleared by written with 1.
0
RO/LH*
29
LCS
Status of Link status change
0
RO/LH*
28
TDIS
Transmit Deferred Interrupt Status.
0
RO/LH*
27
---
Reserved
26
PFR
PAUSE Frame Received Interrupt Status
1: indicates a PAUSE frame received when the PAUSE
function is enabled.
0
RO/LH*
25~17
---
Reserved
16
ANISS
Added normal interrupt status summary.
1: any of the added normal interrupts happened.
0
RO/LH*
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com