数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN983 数据表(PDF) 72 Page - List of Unclassifed Manufacturers

部件名 AN983
功能描述  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AN983 数据表(HTML) 72 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 68Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 69Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 70Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 71Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 72Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 73Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 74Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 75Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 76Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
8.6 LED DISPLAY OPERATION
The AN983B provides 2 kinds of LED display mode; the detail descriptions about the operation are
described in the PIN Description section.
8.6.1 FIRST MODE - 3 LED DISPLAYS FOR
100Mbps(on) or 10Mbps(off)
Link (Keeps on when link ok) or Activity (Blink with 10Hz when receiving or
transmitting but not collision)
FD (Keeps on when in Full duplex mode) or Collision (Blink with 20Hz when colliding)
8.6.2 SECOND MODE – 4 LED DISPLAYS FOR
100 Link (On when 100M link ok)
10 Link (On when 10M link ok)
Activity (Blink with 10Hz when receiving or transmitting)
FD (Keeps on when in Full duplex mode) or Collision (Blink with 20Hz when colliding)
8.7 RESET OPERATION
8.7.1 RESET WHOLE CHIP
There are two ways to reset the AN983B.
First, hardware reset, the AN983B can be reset via RST#
pin. For ensuring proper reset operation, at least 100
µs active Reset input signal is required. Second,
software reset, when bit 0 of CSR0 register is set to 1, the AN983B will reset entire circuits and
register to default value then clear the bit 0 of CSR0 to 0.
8.7.2 RESET TRANSCEIVER ONLY
When bit 15 of PHY register 0 is set to 1, the transceiver will reset entire circuits and register
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
72



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com