数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AN983 数据表(PDF) 42 Page - List of Unclassifed Manufacturers

部件名 AN983
功能描述  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AN983 数据表(HTML) 42 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 38Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 39Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 40Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 41Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 42Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 43Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 44Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 45Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 46Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
0: de-assert pmez signal
6
RWP
Reset Wake-up Pattern Data Register Pointer
0: Normal
1: Reset
0
R/W
5
PAUSE
PAUSE function control to disable or enable the PAUSE
function for flow control. The default value of PAUSE is
decided by the result of Auto-Negotiation. Driver can force
to enable or disable it after the Auto-Negotiation completed.
0: PAUSE function is disabled.
1: PAUSE function is enabled
0
R/W
4
RTE
Receive Threshold Enable.
1: the receive FIFO threshold is enabled.
0: disable the receive FIFO threshold selection in bit 3~2 of
this register, the receive threshold is set to 64-byte.
0
R/W
3~2
DRT
Drain Receive Threshold
00: 32 bytes (8 DW)
01: 64 bytes (16 DW)
10: store-and -forward
11: reserved
01
R/W
1
SINT
Software interrupt.
0
R/W
0
ATUR
1: enable automatically transmit-underrun recovery.
0
R/W
CSR19 (offset = 8ch) - PCIC, PCI bus performance counter
Bit #
Name
Descriptions
Default Val RW Type
31~16
CLKCNT
The number of PCI clock from read request asserted to
access completed. This PCI clock number is accumulated all
the read command cycles from last CSR19 read to current
CSR19 read.
0
RO*
15~8
---
Reserved
7~0
DWCNT
The number of double word accessed by the last bus master.
This double word number is accumulated all the bus master
data transactions from last CSR19 read to current CSR19
read.
0
RO*
RO* = Read only and cleared by reading.
CSR20 (offset = 90h) - PMCSR, Power Management Command and Status
(The same register value mapping to CR49-PMR1.)
Bit #
Name
Descriptions
Default Val RW Type
31~16
---
Reserved
15
PMES
PME_Status, This bit is set when the AN983B would normally
assert the PME# signal for wakeup event, this bit is
independent of the state of the PME-En bit.
Writing a “1” to this bit will clear it and cause the AN983B to
stop asserting a PME#(if enabled). Writing a “0” has no
0
RO
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
42



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com