TNETV2840ENGGU datasheet(17/91 Pages) TI1

17 / 91 page

Introduction

December 1999 − Revised October 2008

SPRS122F

2.4

Signal Descriptions

Table 2−3 lists all the signals, grouped by function. See Section 2.3 for the exact pin locations based on the

package type. Pin functions highlighted in gray are secondary (multiplexed) functions.

Table 2−3. Signal Descriptions

NAME

TYPE†

DESCRIPTION

HOST-PORT INTERFACE SIGNALS

HA18 (MSB)

HA17

HA16

HA15

HA14

HA13

HA12

HA11

HA10

HA9

HA8

HA7

HA6

I‡

HPI address pins when HPI is in nonmultiplexed mode. HA18 is used to facilitate program (shared) memory and data

(local) memory selection.

The pins include bus holders to reduce power dissipation caused by floating, unused pins. The bus holders also

eliminate the need for external pullup resistors on unused pins. When the address bus is not being driven by the

external host, the bus holders keep address pins at the last driven logic level. The address bus keepers are disabled

at global reset or subsystem A reset, and can be enabled/disabled via the BHA bit of the BSCR register in subsystem A.

SECONDARY

HA5

HA4

HA3

HA2

D_HINT

C_HINT

B_HINT

A_HINT

O/Z§

HA1

HA0 (LSB)

HCNTL1

HCNTL0

HD15 (MSB)

HD14

HD13

HD12

HD11

HD10

HD9

HD8

HD7

HD6

HD5

HD4

HD3

HD2

HD1

HD0 (LSB)

I/O/Z‡§

Parallel bidirectional data bus. These pins are the HPI data bus.

The pins include bus holders to reduce power dissipation caused by floating, unused pins. The bus holders also

eliminate the need for external pullup resistors on unused pins. When the data bus is not being driven by the 5441,

the bus holders keep data pins at the last driven logic level. The data bus keepers are disabled at global reset or

subsystem A reset, and can be enabled/disabled via the BHD bit of the BSCR register in subsystem A.

† I = Input, O = Output, S = Supply, Z = High Impedance

‡ This pin has an internal bus holder controlled by way of the BSCR register in TMS320C54x cLEAD core of DSP subsystem A.

§ This pin is placed in high-impedance when the EMU1/OFF pin operates as OFF and when EMU1/OFF = 0, this case is exclusively for testing

and emulation purposes.

¶ This pin has an internal pullup resistor.

# These pins are Schmitt triggered inputs.

|| This pin is used by Texas Instruments for device testing and should be left unconnected.

kThis pin has an internal pulldown resistor.

hAlthough this pin includes an internal pulldown resistor, a 470-Ω external pulldown is required. If the TRST pin is connected to multiple DSPs,

a buffer is recommended to ensure the VIL and VIH specifications are met.

NOTE: Pins highlighted in grey indicate the multiplexed function of the pin.

TNETV2840ENGGU 数据表(PDF) 17 Page - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载