| 数据搜索系统,热门电子元器件搜索 |
|
TNETV2840ENGGU 数据表(PDF) 57 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV2840ENGGU 数据表(HTML) 57 Page - Texas Instruments |
|
57 / 91 page ![]() Functional Overview 57 December 1999 − Revised October 2008 SPRS122F Table 3−23. Peripheral Memory-Mapped Registers for Each DSP Subsystem (Continued) NAME DESCRIPTION ADDRESS (HEX) DMSDN 57 DMA Subbank Data Register‡ CLKMD 58 Clock Mode Register (CLKMD), subsystem A only (reserved in subsystems B, C, and D) — 59−5F Reserved †See Table 3−24 for a detailed description of the McBSP control registers and their subaddresses. ‡See Table 3−25 for a detailed description of the DMA subbank addressed registers. 3.4 McBSP Control Registers and Subaddresses The control registers for the multichannel buffered serial port (McBSP) are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The McBSP subbank address register (SPSAx) is used as a pointer to select a particular register within the subbank. The McBSP data register (SPSDx) is used to access (read or write) the selected register. Table 3−24 shows the McBSP control registers and their corresponding subaddresses. Table 3−24. McBSP Control Registers and Subaddresses McBSP0 McBSP1 McBSP2 SUB- DESCRIPTION NAME ADDRESS NAME ADDRESS NAME ADDRESS SUB- ADDRESS DESCRIPTION SPCR10 39h SPCR11 49h SPCR12 35h 00h Serial port control register 1 SPCR20 39h SPCR21 49h SPCR22 35h 01h Serial port control register 2 RCR10 39h RCR11 49h RCR12 35h 02h Receive control register 1 RCR20 39h RCR21 49h RCR22 35h 03h Receive control register 2 XCR10 39h XCR11 49h XCR12 35h 04h Transmit control register 1 XCR20 39h XCR21 49h XCR22 35h 05h Transmit control register 2 SRGR10 39h SRGR11 49h SRGR12 35h 06h Sample rate generator register 1 SRGR20 39h SRGR21 49h SRGR22 35h 07h Sample rate generator register 2 MCR10 39h MCR11 49h MCR12 35h 08h Multichannel register 1 MCR20 39h MCR21 49h MCR22 35h 09h Multichannel register 2 RCERA0 39h RCERA1 49h RCERA2 35h 0Ah Receive channel enable register partition A RCERB0 39h RCERB1 49h RCERB2 35h 0Bh Receive channel enable register partition B XCERA0 39h XCERA1 49h XCERA2 35h 0Ch Transmit channel enable register partition A XCERB0 39h XCERB1 49h XCERB2 35h 0Dh Transmit channel enable register partition B PCR0 39h PCR1 49h PCR2 35h 0Eh Pin control register RCERC0 39h RCERC1 49h RCERC2 35h 010h Receive channel enable register partition C RCERD0 39h RCERD1 49h RCERD2 35h 011h Receive channel enable register partition D XCERC0 39h XCERC1 49h XCERC2 35h 012h Transmit channel enable register partition C XCERD0 39h XCERD1 49h XCERD2 35h 013h Transmit channel enable register partition D RCERE0 39h RCERE1 49h RCERE2 35h 014h Receive channel enable register partition E RCERF0 39h RCERF1 49h RCERF2 35h 015h Receive channel enable register partition F XCERE0 39h XCERE1 49h XCERE2 35h 016h Transmit channel enable register partition E XCERF0 39h XCERF1 49h XCERF2 35h 017h Transmit channel enable register partition F RCERG0 39h RCERG1 49h RCERG2 35h 018h Receive channel enable register partition G RCERH0 39h RCERH1 49h RCERH2 35h 019h Receive channel enable register partition H XCERG0 39h XCERG1 49h XCERG2 35h 01Ah Transmit channel enable register partition G XCERH0 39h XCERH1 49h XCERH2 35h 01Bh Transmit channel enable register partition H |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |