数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2840ENGGU 数据表(PDF) 69 Page - Texas Instruments

部件名 TNETV2840ENGGU
功能描述  Fixed-Point Digital Signal Processor
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 69 Page - Texas Instruments

Back Button TNETV2840ENGGU Datasheet HTML 65Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 66Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 67Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 68Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 69Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 70Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 71Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 72Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 91 page
background image
Electrical Specifications
69
December 1999 − Revised October 2008
SPRS122F
5.6
Reset, x_BIO, and Interrupt Timings
Table 5−5 assumes testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 5−4 and
Figure 5−5).
Table 5−5. Reset, x_BIO, and Interrupt Timing Requirements
MIN
MAX
UNIT
th(RS)
Hold time, x_RS after CLKOUT low
0
ns
th(BIO)
Hold time, x_BIO after CLKOUT low
0
ns
th(INT)
Hold time, x_INT, x_NMI, after CLKOUT low†
0
ns
tw(RSL)
Pulse duration, x_RS low‡§
4H+4
ns
tw(BIO)
Pulse duration, x_BIO low, synchronous†
5H
ns
tw(INTH)
Pulse duration, x_INT, x_NMI high (synchronous)†
4H
ns
tw(INTL)
Pulse duration, x_INT, x_NMI low (synchronous)†
4H
ns
tw(INTL)WKP Pulse duration, x_INT, x_NMI low for IDLE2/IDLE3 wakeup†
6
ns
tsu(RS)
Setup time, x_RS before CLKIN low§
4
ns
tsu(BIO)
Setup time, x_BIO before CLKOUT low
7
ns
tsu(INT)
Setup time, x_INT, x_NMI, x_RS before CLKOUT low
7
ns
† The external interrupts (x_INT, x_NMI) are synchronized to the core CPU by way of a two flip-flop synchronizer, which samples these inputs with
consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is corresponding
to a three-CLKOUT sampling sequence.
‡ If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, x_RS must be held low for at least 50 µs to ensure
synchronization and lock-in of the PLL.
§ x_RS can cause a change in clock frequency, changing the value of H (see Section 3.2.6).
x_BIO
CLKOUT
x_RS, x_NMI, x_INT
CLKIN
th(BIO)
th(RS)
tsu(INT)
tw(BIO)
tsu(BIO)
tw(RSL)
tsu(RS)
Figure 5−4. Reset and x_BIO Timings



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com