数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2840ENGGU 数据表(PDF) 56 Page - Texas Instruments

部件名 TNETV2840ENGGU
功能描述  Fixed-Point Digital Signal Processor
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 56 Page - Texas Instruments

Back Button TNETV2840ENGGU Datasheet HTML 52Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 53Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 54Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 55Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 56Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 57Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 58Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 59Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 60Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 91 page
background image
Functional Overview
56
December 1999 − Revised October 2008
SPRS122F
Table 3−23. Peripheral Memory-Mapped Registers for Each DSP Subsystem
NAME
ADDRESS
(HEX)
DESCRIPTION
DRR20
20
McBSP 0 Data Receive Register 2
DRR10
21
McBSP 0 Data Receive Register 1
DXR20
22
McBSP 0 Data Transmit Register 2
DXR10
23
McBSP 0 Data Transmit Register 1
TIM
24
Timer Register
PRD
25
Timer Period Register
TCR
26
Timer Control Register
TSCR
27
Timer Second Control Register
28
Reserved
BSCR
29
Bank-Switching Control Register
2A−2B
Reserved
HPIC
2C
HPI Control Register (HMODE=0 only)
2D−2F
Reserved
DRR22
30
McBSP 2 Data Receive Register 2
DRR12
31
McBSP 2 Data Receive Register 1
DXR22
32
McBSP 2 Data Transmit Register 2
DXR12
33
McBSP 2 Data Transmit Register 1
SPSA2
34
McBSP 2 Subbank Address Register†
SPSD2
35
McBSP 2 Subbank Data Register†
36−37
Reserved
SPSA0
38
McBSP 0 Subbank Address Register†
SPSD0
39
McBSP 0 Subbank Data Register†
3A−3B
Reserved
GPIO
3C
General-Purpose I/O Register
3D
Reserved
CSIDR
3E
Chip Subsystem ID register
3F
Reserved
DRR21
40
McBSP 1 Data Receive Register 2
DRR11
41
McBSP 1 Data Receive Register 1
DXR21
42
McBSP 1 Data Transmit Register 2
DXR11
43
McBSP 1 Data Transmit Register 1
44−47
Reserved
SPSA1
48
McBSP 1 Subbank Address Register†
SPSD1
49
McBSP 1 Subbank Data Register†
4A−4B
Reserved
TIM
4C
Watchdog Timer Register
PRD
4D
Watchdog Timer Period Register
TCR
4E
Watchdog Timer Control Register
WDTSCR
4F
Watchdog Timer Second Control Register
DMMR
50
Data Memory Map Register
51−53
Reserved
DMPREC
54
DMA Priority and Enable Control Register
DMSA
55
DMA Subbank Address Register‡
DMSDI
56
DMA Subbank Data Register with Autoincrement‡
†See Table 3−24 for a detailed description of the McBSP control registers and their subaddresses.
‡See Table 3−25 for a detailed description of the DMA subbank addressed registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com