TNETV2840ENGGU datasheet(51/91 Pages) TI1

51 / 91 page

Functional Overview

December 1999 − Revised October 2008

SPRS122F

Table 3−14. Clock Mode Register (CLKMD) Bit Functions

BIT

NO.

BIT

NAME

FUNCTION

15−12

PLLMUL†

PLL multiplier. PLLMUL defines the frequency multiplier in conjunction with PLLDIV and PLLNDIV. See

Table 3−15.

PLL divider. PLLDIV defines the frequency multiplier in conjunction with PLLMUL and PLLNDIV. See Table 3−15.

PLLDIV†

PLLDIV = 0

Means that an integer multiply factor is used

PLLDIV†

PLLDIV = 1

Means that a noninteger multiply factor is used

10−3

PLLCOUNT†

PLL counter value. PLLCOUNT specifies the number of input clock cycles (in increments of16 cycles) for the PLL

lock timer to count before the PLL begins clocking the processor after the PLL is started. The PLL counter is a

down-counter, which is driven by the input clock divided by 16; therefore, for every 16 input clocks, the PLL

counter decrements by one.

The PLL counter can be used to ensure that the processor is not clocked until the PLL is locked, so that only valid

clock signals are sent to the device.

PLLON/OFF†

PLL on/off. PLLON/OFF enables or disables the PLL part of the clock generator in conjunction with the PLLNDIV

bit (see Table 3−16). Note that PLLON/OFF and PLLNDIV can both force the PLL to run; when PLLON/OFF is

high, the PLL runs independently of the state of PLLNDIV.

PLLNDIV

PLLNDIV configures PLL mode when high or DIV mode when low. PLLNDIV defines the frequency multiplier in

conjunction with PLLDIV and PLLMUL. See Table 3−15.

Indicates the PLL mode.

STATUS

STATUS = 0

Indicates DIV mode

STATUS

STATUS = 1

Indicates PLL mode

† When in DIV mode (PLLSTATUS is low), PLLMUL, PLLDIV, PLLCOUNT, and PLLON/OFF are don’t cares, and their contents are indeterminate.

Table 3−15. Multiplier Related to PLLNDIV, PLLDIV, and PLLMUL

PLLNDIV

PLLDIV

PLLMUL

MULTIPLIER‡

0−14

0.5

0.25

0−14

PLLMUL + 1

bypass (multiply by 1)

0 or even

(PLLMUL + 1)/2

odd

PLLMUL/4

‡ CLKOUT = CLKIN * Multiplier

Table 3−16. VCO Truth Table

PLLON/OFF

PLLNDIV

VCO STATE

off

3.2.6.1

PLL Clock Programmable Timer

During the lockup period, the PLL should not be used to clock the 5441. The PLLCOUNT programmable lock

timer provides a convenient method of automatically delaying clocking of the device by the PLL until lock is

achieved.

The PLL lock timer is a counter, loaded from the PLLCOUNT field in the CLKMD register, that decrements from

its preset value to 0. The timer can be preset to any value from 0 to 255, and its input clock is CLKIN divided

by 16. The resulting lockup delay can therefore be set from 0 to 255

× 16 CLKIN cycles.

TNETV2840ENGGU 数据表(PDF) 51 Page - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 51 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

TNETV2840ENGGU 数据表(PDF) 51 Page - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 51 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载