数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2840ENGGU 数据表(PDF) 67 Page - Texas Instruments

部件名 TNETV2840ENGGU
功能描述  Fixed-Point Digital Signal Processor
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 67 Page - Texas Instruments

Back Button TNETV2840ENGGU Datasheet HTML 63Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 64Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 65Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 66Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 67Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 68Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 69Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 70Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 71Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 91 page
background image
Electrical Specifications
67
December 1999 − Revised October 2008
SPRS122F
5.5
Clock Options
The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to
generate the internal machine cycle. The selection of the clock mode is described in Section 3.2.6.
5.5.1 Divide-By-Two, Divide-By-Four, and Bypass Clock Options − PLL Disabled
The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to
generate the internal machine cycle. The selection of the clock mode is described in Section 3.2.6.
Table 5−1 and Table 5−2 assume testing over recommended operating conditions and H = 0.5tc(CO) (see
Figure 5−2).
Table 5−1. Divide-By-Two, Divide-By-Four, and Bypass Clock Options Timing Requirements
MIN
MAX
UNIT
tc(CI)
Cycle time, CLKIN
20
ns
tf(CI)
Fall time, CLKIN
6
ns
tr(CI)
Rise time, CLKIN
6
ns
tw(CIL)
Pulse duration, CLKIN low
5
ns
tw(CIH) Pulse duration, CLKIN high
5
ns
† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz.
Table 5−2. Divide-By-Two, Divide-By-Four, and Bypass Clock Options Switching Characteristics
PARAMETER
MIN
TYP
MAX
UNIT
tc(CO)
Cycle time, CLKOUT
7.5
2tc(CI)
ns
tc(CO)
Cycle time, CLKOUT − bypass mode
7.5
2tc(CI)
ns
td(CIH-CO)
Delay time, CLKIN high to CLKOUT high/low
2
7
11
ns
tf(CO)
Fall time, CLKOUT
1
ns
tr(CO)
Rise time, CLKOUT
1
ns
tw(COL)
Pulse duration, CLKOUT low
H−2
H−1
H
ns
tw(COH)
Pulse duration, CLKOUT high
H−2
H−1
H
ns
† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz.
tr(CO)
tf(CO)
CLKOUT
CLKIN
tw(COL)
td(CIH-CO)
tf(CI)
tr(CI)
tc(CO)
tc(CI)
tw(COH)
tw(CIH)
tw(CIL)
Figure 5−2. External Divide-by-Two Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com