数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2840ENGGU 数据表(PDF) 73 Page - Texas Instruments

部件名 TNETV2840ENGGU
功能描述  Fixed-Point Digital Signal Processor
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 73 Page - Texas Instruments

Back Button TNETV2840ENGGU Datasheet HTML 69Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 70Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 71Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 72Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 73Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 74Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 75Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 76Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 91 page
background image
Electrical Specifications
73
December 1999 − Revised October 2008
SPRS122F
5.9
Multichannel Buffered Serial Port Timing
5.9.1 McBSP0/1/2 Transmit and Receive Timings
The serial port timings that are referenced to CLKOUT are actually related to the internal CPU clock frequency.
These timings are not affected by the value of the DIVFCT bit field in the BSCR register (see Section 3.2.2.5
of this data manual for details on the BSCR register). Any references to CLKOUT in these timing parameters
refer to the CLKOUT timings when no divide factor is selected (DIVFCT = 00b).
Table 5−9 and Table 5−10 assume testing over recommended operating conditions and H = 0.5tc(CO) (see
Figure 5−10 and Figure 5−11).
Table 5−9. McBSP0/1/2 T
ransmit and Receive Timing Requirements
MIN
MAX
UNIT
tc(BCKRX)
Cycle time, x_BCLKR/X
BCLKR/X ext
50
ns
tw(BCKRX)
Pulse duration, x_BCLKR/X low or x_BCLKR/X high
BCLKR/X ext
24
ns
th(BCKRL-BFRH)
Hold time, external x_BFSR high after x_BCLKR low
BCLKR ext
7.5
ns
th(BCKRL-BDRV)
Hold time, x_BDR valid after x_BCLKR low
BCLKR ext
7.5
ns
th(BCKXL-BFXH)
Hold time, external x_BFSX high after x_BCLKX low
BCLKX ext
7.5
ns
tsu(BFRH-BCKRL)
Setup time, external x_BFSR high before x_BCLKR low
BCLKR ext
7.5
ns
tsu(BDRV-BCKRL)
Setup time, x_BDR valid before x_BCLKR low
BCLKR ext
7.5
ns
tsu(BFXH-BCKXL)
Setup time, external x_BFSX high before x_BCLKX low
BCLKX ext
7.5
ns
tr(BCKRX)
Rise time, x_BCLKR/X
BCLKR/X ext
6
ns
tf(BCKRX)
Fall time, x_BCLKR/X
BCLKR/X ext
6
ns
† Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are
also inverted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com