数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2840ENGGU 数据表(PDF) 54 Page - Texas Instruments

部件名 TNETV2840ENGGU
功能描述  Fixed-Point Digital Signal Processor
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2840ENGGU 数据表(HTML) 54 Page - Texas Instruments

Back Button TNETV2840ENGGU Datasheet HTML 50Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 51Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 52Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 53Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 54Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 55Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 56Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 57Page - Texas Instruments TNETV2840ENGGU Datasheet HTML 58Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 91 page
background image
Functional Overview
54
December 1999 − Revised October 2008
SPRS122F
3.2.8 Chip Subsystem ID Register
The chip subsystem ID register (CSIDR) is a read-only memory-mapped register located at 3Eh within each
DSP subsystem. This register contains two elements for electrically readable device identification. The
Chip ID bits identify the type of C54x
 device (41h for 5441). The SubSysID contains a unique subsystem
identifier. Figure 3−28 shows the CSIDR and Table 3−20 describes its bit functions.
15
14
13
12
11
10
987
6
5
43210
Chip ID
Reserved
SubSysID
R
R
LEGEND: R = Read
Figure 3−28. Chip Subsystem ID Register (CSIDR)
Table 3−20. Chip Subsystem ID Register Bit Functions
BIT
NO.
BIT FIELD
NAME
FUNCTION
15−8
Chip ID
54x device type. Contains 41h for 5441.
15−8
Chip ID
54x device type. Contains 41h for 5441.
7−4
Reserved
3−0
SubSysID
Identifier for DSP subsystem: A = 00b, B = 01b, C = 10b, and D = 11b
3−0
SubSysID
Identifier for DSP subsystem: A = 00b, B = 01b, C = 10b, and D = 11b
3.2.9 Data Memory Map Register
To access the extended data memory, the DSP CPU need to configure the data memory map register
(DMMR), which is used to point to extended data memory. The content of DMMR register is used to select
the extended data for all CPU data memory accesses. Figure 3−29 shows the DMMR and Table 3−21
describes its bit functions.
15
14
13
12
11
10
987
6
5
4321
0
Reserved
Extended
Data
R/W+0
LEGEND: R = Read, W = Write
Figure 3−29. Data Memory Map Register (DMMR)
Table 3−21. Data Memory Map Register Functions
BIT
NO.
BIT FIELD
NAME
FUNCTION
15−1
Reserved
0
Extended data
Extended data memory for CPU access:
Extended_Data = 0b, DARAM2 and DARAM3 are mapped in.
0
Extended data
Extended_Data = 0b, DARAM2 and DARAM3 are mapped in.
Extended_Data = 1b, DARAM4 and DARAM5 are mapped in.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com