PC87309VLJ datasheet(46/192 Pages) NSC

46 / 192 page

The Floppy Disk Controller (FDC) (Logical Device 0)

www.national.com

Data can be transferred between the microprocessor and

the controller during execution in DMA mode, interrupt

transfer mode or software polling mode. The last two modes

are non-DMA modes. All data transfer modes work with the

FIFO enabled or disabled.

DMA mode is used if the system has a DMA controller. This

allows the microprocessor to do other tasks while data

transfer takes place during the execution phase.

If a non-DMA mode is used, an interrupt is issued for each

byte transferred during the execution phase. Also, instead

of using the interrupt during a non-DMA mode transfer, the

Main Status Register (MSR) can be polled by software to in-

dicate when a byte transfer is required.

DMA Mode - FIFO Disabled

DMA mode is selected by writing a 0 to the DMA bit in the

SPECIFY command and by setting bit 3 of the DOR (DMA

enabled) to 1.

In the execution phase when the FIFO is disabled, each

time a byte is ready to be transferred, a DMA request (DRQ)

is generated in the execution phase. The DMA controller

should respond to the DRQ with a DMA acknowledge

(DACK) and a read or write pulse. The DRQ is cleared by

the leading edge of the active low DACK input signal. After

the last byte is transferred, an interrupt is generated, indi-

cating the beginning of the result phase.

During DMA operations, FDC address signals are ignored

since AEN input signal is 1. The DACK signal acts as the

chip select signal for the FIFO, in this case, and the state of

the address lines A2-0 is ignored. The Terminal Count (TC)

signal can be asserted by the DMA controller to terminate

the data transfer at any time. Due to internal gating, TC is

only recognized when DACK is low.

PC-AT Drive Mode

In PC-AT drive mode when the FIFO is disabled, the con-

troller is in single byte transfer mode. That is, the system

has the time it takes to transfer one byte, to service a DMA

request (DRQ) from the controller. DRQ is deactivated be-

tween bytes.

PS/2 Drive Mode

In PS/2 drive mode, for DMA transfers with the FIFO dis-

abled, instead of single byte transfer mode, the FIFO is en-

abled with THRESH = 0Fh. Thus, DRQ is asserted when

one byte enters the FIFO during a read, and when one byte

can be written to the FIFO during a write. DRQ is deactivat-

ed by the leading edge of the DACK input signal, and is as-

serted again when DACK becomes inactive high. This

operation is very similar to burst mode transfer with the

FIFO enabled except that DRQ is deactivated between

bytes.

DMA Mode - FIFO Enabled

Read Data Transfers

Whenever the number of bytes in the FIFO is greater than

or equal to (16

− THRESH), a DRQ is generated. This is the

trigger condition for the FIFO read data transfers from the

floppy controller to the microprocessor.

When the last byte in the FIFO has been read, DRQ be-

comes inactive. DRQ is asserted again when the FIFO trig-

ger condition is satisfied. After the last byte of a sector is

read from the disk, DRQ is again generated even if the FIFO

has not yet reached its threshold trigger condition. This

guarantees that all current sector bytes are read from the

FIFO before the next sector byte transfer begins.

Burst Mode Enabled - DRQ remains active until enough

bytes have been read from the controller to empty the

FIFO.

Burst Mode Disabled - DRQ is deactivated after each

read transfer. If the FIFO is not completely empty, DRQ

is asserted again after a 350 nsec delay. This allows

other higher priority DMA transfers to take place be-

tween floppy disk transfers.

In addition, this mode allows the controller to work cor-

rectly in systems where the DMA controller is put into a

read verify mode, where only DACK signals are sent to

the FDC, with no RD pulses. This read verify mode of

the DMA controller is used in some PC software. When

burst mode is disabled, a pulse from the DACK input

signal may be issued by the DMA controller, to correctly

clocks data from the FIFO.

Write Data Transfers

Whenever the number of bytes in the FIFO is less than or

equal to THRESH, a DRQ is generated. This is the trigger

condition for the FIFO write data transfers from the micro-

processor to the FDC.

Burst Mode Enabled - DRQ remains active until enough

bytes have been written to the controller to completely

fill the FIFO.

Burst Mode Disabled - DRQ is deactivated after each

write transfer. If the FIFO is not full, DRQ is asserted

again after a 350 nsec delay. Deactivation of DRQ al-

lows other higher priority DMA transfers to take place

between floppy disk transfers.

The FIFO has a byte counter which monitors the number of

bytes being transferred to the FIFO during write operations

whether burst mode is enabled or disabled. When the last

byte of a sector is transferred to the FIFO, DRQ is deacti-

vated even if the FIFO has not been completely filled. Thus,

the FIFO is cleared after each sector is written. Only after

the FDC has determined that another sector is to be written,

is DRQ asserted again. Also, since DRQ is deactivated im-

mediately after the last byte of a sector is written to the

FIFO, the system will not be delayed by deactivation of

DRQ and is free to do other operations.

Read and Write Data Transfers

The DACK input signal from the DMA controller may be held

active during an entire burst, or a pulse may be issued for

each byte transferred during a read or write operation. In

burst mode, the FDC deactivates DRQ as soon as it recog-

nizes that the last byte of a burst was transferred.

If a DACK pulse is issued for each byte, the leading edge of

this pulse is used to deactivate DRQ. If a DACK pulse is is-

sued, RD or WR is not required. This is the case during the

read-verify mode of the DMA controller.

If DACK is held active during the entire burst, the trailing

edge of the RD or WR pulse is used to deactivate DRQ.

DRQ is deactivated within 50 nsec of the leading edge of

DACK, RD, or WR. This quick response should prevent the

DMA controller from transferring extra bytes in most of the

applications.

PC87309VLJ 数据表(PDF) 46 Page - National Semiconductor (TI)

PC87309VLJ 数据表(HTML) 46 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载