数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87309VLJ 数据表(PDF) 73 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87309VLJ
功能描述  PC87309 SuperI/O Plug and Play Compatible Chip in Compact 100-Pin VLJ Packaging
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87309VLJ 数据表(HTML) 73 Page - National Semiconductor (TI)

Back Button PC87309VLJ Datasheet HTML 69Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 70Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 71Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 72Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 73Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 74Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 75Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 76Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 77Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 192 page
background image
The Floppy Disk Controller (FDC) (Logical Device 0)
73
www.national.com
First Command Phase Byte, Bit 6 - Write Track Number
(WNR)
0: Read the existing track number.
The result phase byte already contains the track
number, and the third byte in the command phase
is a dummy byte.
1: Change the track number by writing a new value to
the result phase byte.
Second Command Phase Byte
Bits 1,0 - Logical Drive Select (DS1,0)
These bits indicate which logical drive is active. See
“Bits 1,0 - Logical Drive Select (DS1,0)” on page 57.
00: Drive 0 is selected.
01: Drive 1 is selected.
10: If four drives are supported, or drives 2 and 0 are
exchanged, drive 2 is selected.
11: If four drives are supported, drive 3 is selected.
Bit 2 - Most Significant Byte (MSB)
This bit, together with bits 1,0, determines the byte to
read or write. See TABLE 3-22 on page 73.
0: Least significant byte of the track number.
1: Most significant byte of the track number.
TABLE 3-22. Defining Bytes to Read or Write Using
SET TRACK
Execution Phase
Internal register is read or written.
Result Phase
This byte is one byte of the track number that was read or
written, depending on the value of WNR in the first com-
mand byte.
3.7.21
The SPECIFY Command
The SPECIFY command sets initial values for the following
time periods:
q
The delay before command processing starts, formerly
called Motor On Time (MNT)
q
The delay after command processing terminates, for-
merly called Motor Off Time (MFT)
q
The interval step rate time.
The FDC uses the Digital Output Register (DOR) to enable
the drive and motor select signals. See Section 3.3.3 on
page 39.
The delays may be used to support the
µPD765, i.e., to in-
sert delays from selection of a drive motor until a read or
write operation starts, and from termination of a command
until the drive motor is no longer selected, respectively.
The parameters used by this command are undefined after
power up, and are unaffected by any reset. Therefore, soft-
ware should always issue a SPECIFY command as part of
an initialization routine to initialize these parameters.
Terminating this command does not generate an interrupt.
Command Phase
.
Second Command Phase Byte
Bits 3-0 - Delay After Processing Factor
These bits specify a factor that is multiplied by a con-
stant to determine the delay after command processing
ends, i.e., from termination of a command until the drive
motor is no longer selected.
The value of the Motor Timer Values (TMR) bit (bit 7) of
the second command phase byte in the MODE com-
mand determines which group of constants and delay
ranges to use. See “Bit 7 - Motor Timer Values (TMR)”
on page 60.
The specific constant that will be multiplied by this factor
to determine the actual delay after processing for each
data transfer rate is shown in TABLE 3-23 on page 74.
Use the smallest possible value for this factor, except 0,
i.e., 1. If this factor is 0, the value16 is used.
Bits 7-4 - STEP Time Interval Value (SRT)
These bits specify a value that is used to calculate the
time interval between successive STEP signal pulses
during a SEEK, IMPLIED SEEK, RECALIBRATE, or
RELATIVE SEEK command.
TABLE 3-25 on page 74 shows how this value is used
to calculate the actual time interval.
MSB
DS1
DS0
Byte to Read or Write
210
0
0
0
Drive 0 (LSB)
1
0
0
Drive 0 (MSB)
0
0
1
Drive 1 (LSB)
1
0
1
Drive 1 (MSB)
0
1
0
Drive 2 (LSB)
1
1
0
Drive 2 (MSB)
0
1
1
Drive 3 (LSB)
1
1
1
Drive 3 (MSB)
76543210
Byte of Present Track Number(PTR)
76543210
00000011
Step Rate Time (SRT)
Delay After Processing
Delay Before Processing
DMA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com