数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87309VLJ 数据表(PDF) 87 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87309VLJ
功能描述  PC87309 SuperI/O Plug and Play Compatible Chip in Compact 100-Pin VLJ Packaging
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87309VLJ 数据表(HTML) 87 Page - National Semiconductor (TI)

Back Button PC87309VLJ Datasheet HTML 83Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 84Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 85Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 86Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 87Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 88Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 89Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 90Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 91Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 192 page
background image
Parallel Port (Logical Device 1)
87
www.national.com
4.4.3
Hardware Operation
The ECP uses an internal clock, which can be frozen to re-
duce power consumption during power down. In this power-
down state the DMA is disabled, all interrupts (except ACK)
are masked, and the FIFO registers are not accessible (ac-
cess is ignored). The other ECP registers are unaffected by
power-down and are always accessible when the ECP is
enabled. During power-down the FIFO status and contents
become inaccessible, and the system reads bit 2 of ECR as
0, bit 1 of ECR as 1 and bit 0 of ECR as 1, regardless of the
actual values of these bits. The FIFO status and contents
are not lost, however, and when the clock activity resumes,
the values of these bits resume their designated functions.
When the clock is frozen, an on-going ECP cycle may be
corrupted, but the next ECP cycle will not start even if the
FIFO is not empty in the forward direction, or not full in the
backward direction. If the ECP clock starts or stops toggling
during a system cycle that accesses the FIFO, the cycle
may yield wrong data.
ECP output signals are inactive when the ECP is disabled.
Only the FIFO, DMA and RLE do not function when the
clock is frozen. All other registers are accessible and func-
tional. The FIFO, DMA and RLE are affected by ECR mod-
ifications, i.e., they are reset when exits from modes 010 or
011 are carried out even while the clock is frozen.
4.5
ECP MODE REGISTERS
The ECP registers are each a byte wide, and are listed in
TABLE Table 4-6 in order of their offsets from the base ad-
dress of the parallel port. In addition, the ECP has control
registers at second level offsets, that are accessed via the
EIR and EDR registers. See 4.5.2 "Second Level Offsets"
on page 88.
TABLE 4-6. Extended Capabilities Parallel Port (ECP)
Registers
4.5.1
Accessing the ECP Registers
The AFIFO, CFIFO, DFIFO and TFIFO registers access the
same ECP FIFO. The FIFO is accessed at Base + 000h, or
Base + 400h, depending on the mode field of ECR and the
register.
The FIFO can be accessed by system DMA cycles, as well
as system PIO cycles.
When the DMA is configured and enabled (bit 3 of ECR is 1
and bit 2 of ECR is 0) the ECP automatically (by hardware)
issues DMA requests to fill the FIFO (in the forward direc-
tion when bit 5 of DCR is 0) or to empty the FIFO (in the
backward direction when bit 5 of DCR is 1). All DMA trans-
fers are to or from these registers. The ECP does not assert
DMA requests for more than 32 consecutive DMA cycles.
The ECP stops requesting the DMA when TC is detected
during an ECP DMA cycle.
Offset
Symbol
Description
Modes
(ECR Bits)
7 6 5
R/W
000h
DATAR
Parallel Port Data
Register
0 0 0
0 0 1
R/W
000h
AFIFO
ECP Address FIFO
0 1 1
W
001h
DSR
Status Register
All Modes
R
002h
DCR
Control Register
All Modes
R/W
400h
CFIFO
Parallel Port Data
FIFO
0 1 0
W
400h
DFIFO
ECP Data FIFO
0 1 1
R/W
400h
TFIFO
Test FIFO
1 1 0
R/W
400h
CNFGA Configuration Reg-
ister A
1 1 1
R
401h
CNFGB Configuration Reg-
ister B
1 1 1
R
402h
ECR
Extended Control
Register
All Modes
R/W
403h
EIR
Extended Index
Register
All Modes
R/W
404h
EDR
Extended Data
Register
All Modes
R/W
405h
EAR
Extended Auxiliary
Status Register
All Modes
R/W
Control Registers at Second Level Offsets
00h
Control0
All Modes
R/W
02h
Control2
All Modes
R/W
04h
Control4
All Modes
R/W
05h
PP Confg0
All Modes
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com