数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM357-RTR 数据表(PDF) 138 Page - Silicon Laboratories

部件名 EM357-RTR
功能描述  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

EM357-RTR 数据表(HTML) 138 Page - Silicon Laboratories

Back Button EM357-RTR Datasheet HTML 134Page - Silicon Laboratories EM357-RTR Datasheet HTML 135Page - Silicon Laboratories EM357-RTR Datasheet HTML 136Page - Silicon Laboratories EM357-RTR Datasheet HTML 137Page - Silicon Laboratories EM357-RTR Datasheet HTML 138Page - Silicon Laboratories EM357-RTR Datasheet HTML 139Page - Silicon Laboratories EM357-RTR Datasheet HTML 140Page - Silicon Laboratories EM357-RTR Datasheet HTML 141Page - Silicon Laboratories EM357-RTR Datasheet HTML 142Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 241 page
background image
Rev 1.3
138
Figure 9.29. Control Circuit in Trigger Mode
9.3.13.4. Slave Mode: External Clock Mode 2 +Trigger Mode
External clock mode 2 can be used in combination with another slave mode (except external clock mode 1 and
encoder mode). In this case, the ETR signal is used as external clock input, and another input can be selected as
trigger input when operating in reset mode, gated mode or trigger mode. It is not recommended to select ETR as
TRGI through the TIM_TS bits of TIMx_SMCR register.
In the following example (shown in Figure 9.30) the up-counter is incremented at each rising edge of the ETR
signal as soon as a rising edge of TI1 occurs:

Configure the external trigger input circuit: Program the TIMx_SMCR register as follows:

TIM_ETF = 0000: no filter.

TIM_ETPS = 00: prescaler disabled.

TIM_ETP = 0: detection of rising edges on ETR and TIM_ECE = 1 to enable the external clock mode 2.

Configure the channel 1 to detect rising edges on TI, as follows:

TIM_IC1F = 0000: no filter.

The capture prescaler is not used for triggering and does not need to be configured.

TIM_CC1S = 01 in the TIMx_CCMR1 register to select only the input capture source.

TIM_CC1P = 0 in the TIMx_CCER register to validate the polarity (and detect rising edge only).

Configure the timer in trigger mode: WriteTIM_SMS = 110 in the TIMx_SMCR register.

Select TI1 as the input source by writing TIM_TS = 101 in the TIMx_SMCR register.
A rising edge on TI1 enables the counter and sets the INT_TIMTIF flag. The counter then counts on ETR rising
edges. The delay between the rising edge of the ETR signal and the actual reset of the counter is due to the
resynchronization circuit on ETRP input.
Figure 9.30. Control Circuit in External Clock Mode 2 + Trigger Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com