数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV6446AINZWT 数据表(PDF) 176 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV6446AINZWT
功能描述  Digital Media System-on-Chip
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 176 Page - Texas Instruments

Back Button TNETV6446AINZWT Datasheet HTML 172Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 173Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 174Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 175Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 176Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 177Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 178Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 179Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 180Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 227 page
background image
PCLK
(Positive Edge Clocking)
13, 31
PCLK
(Negative Edge Clocking)
11, 29
VCTL(A)
A. VCTL = HSYNC, VSYNC, LCD_FIELD, and LCD_OE
B. VDATA = COUT[7:0], YOUT[7:0], R[7:0], G[7:0], and B[7:0]
VDATA(B)
14, 32
12, 30
VPBECLK
TMS320DM6446
SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010
www.ti.com
Table 6-62. Switching Characteristics Over Recommended Operating Conditions for VPBE Control and
Data Output With Respect to PCLK and VPBECLK(1) (see Figure 6-52)
-594
A-513
-810
NO.
PARAMETER
UNIT
MIN
MAX
MIN
MAX
11
td(PCLK-VCTLV)
Delay time, PCLK edge to VCTL valid
13.3
13.3
ns
12
td(PCLK-VCTLIV)
Delay time, PCLK edge to VCTL invalid
2
2
ns
13
td(PCLK-VDATAV)
Delay time, PCLK edge to VDATA valid
13.6
13.3
ns
14
td(PCLK-VDATAIV)
Delay time, PCLK edge to VDATA invalid
2
2
ns
29
td(VPBECLK-VCTLV)
Delay time, VPBECLK rising edge to VCTL valid
13.3
13.3
ns
30
td(VPBECLK-VCTLIV)
Delay time, VPBECLK rising edge to VCTL invalid
2
2
ns
31
td(VPBECLK-VDATAV)
Delay time, VPBECLK rising edge to VDATA valid
13.6
13.3
ns
32
td(VPBECLK-VDATAIV)
Delay time, VPBECLK rising edge to VDATA invalid
2
2
ns
(1)
PCLK may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the rising
edge of PCLK is referenced. When in negative edge clocking mode, the falling edge of PCLK is referenced.
Figure 6-52. VPBE Output Timing With Respect to PCLK and VPBECLK
176
Peripheral and Electrical Specifications
Copyright © 2005–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6446



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com