 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TNETV6446AINZWT 数据表(PDF) 61 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT 数据表(HTML) 61 Page - Texas Instruments |
|
|
61 / 227 page  TMS320DM6446 www.ti.com SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 3 Device Configurations 3.1 System Module Registers The system module includes status and control registers required for configuration of the device. Brief descriptions of the various registers are shown in Table 3-1. System Module registers required for device configurations are discussed in the following sections. Table 3-1. System Module Register Memory Map HEX ADDRESS RANGE REGISTER ACRONYM DESCRIPTION 0x01C4 0000 PINMUX0 Pin multiplexing control 0. For details, see Section 3.5.4, PINMUX0 Register Description. 0x01C4 0004 PINMUX1 Pin multiplexing control 1. For details, see Section 3.5.5, PINMUX1 Register Description. 0x01C4 0008 DSPBOOTADDR Boot address of DSP. For details, see Section 3.3.1.2, DSPBOOTADDR Register Description. 0x01C4 000C SUSPSRC Emulator Suspend Source. For details, see Section 3.6, Emulation Control. 0x01C4 0010 INTGEN ARM/DSP Interrupt Status and Control. For details, see Section 6.7.3, ARM/DSP Communications Interrupts. 0x01C4 0014 BOOTCFG Device boot configuration. For details, see Section 3.3.1.1, BOOTCFG Register Description. 0x01C4 0018 - 0x01C4 0027 – Reserved. 0x01C4 0028 JTAGID JTAGID/Device ID number. For details, see Section 6.25.1, JTAG Peripheral Register Description(s) – JTAG ID Register. 0x01C4 002C – Reserved. 0x01C4 0030 HPI_CTL HPI control. For details, see Section 3.5.6.10, HPI and EMIFA/ATA Pin Multiplexing. 0x01C4 0034 USBPHY_CTL USB PHY control. For details, see Section 6.15.1, USBPHY_CTL Register Description. 0x01C4 0038 CHP_SHRTSW Chip shorting switch control. For details, see Section 3.2.1, Power Configurations at Reset. 0x01C4 003C MSTPRI0 Bus master priority control 0. For details, see Section 3.5.1, Switched Central Resource (SCR) Bus Priorities. 0x01C4 0040 MSTPRI1 Bus master priority control 1. For details, see Section 3.5.1, Switched Central Resource (SCR) Bus Priorities. 0x01C4 0044 VPSS_CLKCTL VPSS clock control. 0x01C4 0048 VDD3P3V_PWDN VDD 3.3V I/O powerdown control. For details, see Section 3.2.2, Power Configurations after Reset. 0x01C4 004C DRRVTPER Enables access to the DDR2 VTP Register. 0x01C4 0050 - 0x01C4 006F – Reserved. Copyright © 2005–2010, Texas Instruments Incorporated Device Configurations 61 Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
